# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



Docket No.: 08211/0200253-US0/P05742

(PATENT)

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Timothy L. Blankenship, et al.

Application No.: 10/724,028

Confirmation No.: 7271

Filed: November 26, 2003

For: APPARATUS FOR CIRCUIT WITH KEEPER

#### PETITION UNDER 37 CFR 1.47(a) REGARDING NON-SIGNING INVENTOR

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In accordance with the provisions of 37 CFR § 1.47(a), it is respectfully requested that the above-identified patent application be accepted as complete with a partially executed Combined Declaration and Power of Attorney, which has been signed by one of the two inventors, Timothy L. Blankenship. The non-signing inventor, Sijian Chen, has refused to cooperate and sign both the Combined Declaration and Power of Attorney and Assignment regarding his inventorship of the above-identified patent application as required to do under the terms of his previous employment with the assignee.

Filed with this petition is a Declaration under 37 CFR § 1.47(a), which provides the pertinent facts regarding Sijian Chen's refusal to sign the Combined Declaration and Power of Attorney document.

Also filed with this petition is the original Combined Declaration and Power of Attorney documents signed by one of the two inventors.

06/30/2004 GWDRDDF1 00000027 10724028

04 FC:1460

130.00 OP

{S:\08211\0200253-US0\80010088.DOC @@@@@@@@@@@@@@}}

Sijian Chen's last known address is 12504 Edward Hollow Run, Austin, Texas 78739.

A check in the amount of \$130.00 is enclosed to cover the petition fee as required by 37 CFR § 1.17(h).

2

Dated: June 25, 2004

Respectfully submitted,

Matthew M. Gaffney

Registration No.: 46,717 DARBY & DARBY P.C.

P.O. Box 5257

New York, New York 10150-5257

(206) 262.8900

(212) 753-6237 (Fax)

Attorneys/Agents For Applicant



Docket No.: 08211/0200253-US0/P05742

(PATENT)

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Timothy L. Blankenship, et al.

Application No.: 10/724,028

Confirmation No.: 7271

Filed: November 26, 2003

For: APPARATUS FOR CIRCUIT WITH KEEPER

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

# DECLARATION UNDER 37 CFR 1.47(a) REGARDING NON-SIGNING INVENTOR TABLE OF CONTENTS

## Declaration Under 37 CFR 1.47(a) Regarding Non-Signing Inventor

Declaration Pages 3-4

Copy of 11/20/03 Email to Sijian Chen regarding Combined Declaration and Power of
Attorney and Assignment for signature.

Exhibit 1

Copy of 03/12/04 Email to Sijian Chen regarding Combined Declaration and Power of
Attorney and Assignment for signature.

Exhibit 2

Copy of 03/25/04 Email to Sijian Chen regarding Combined Declaration and Power of
Attorney and Assignment for signature.

Exhibit 3

Copy of 03/26/04 Email to Sijian Chen regarding Combined Declaration and Power of
Attorney and Assignment for signature.

Exhibit 4

Copy of 03/28/04 Email from Sijian Chen regarding Combined Declaration and Power of Attorney and Assignment for signature. Stating "I was let go by National at a difficult time of my life when I just had a new child and my wife was still sick at home. As much as I'd like to help National out completing the patent applications, I have many other obligations that's at higher priority. I'm afraid I do not have any time at the present to review the papers. Please remove my email address and contact information from your contact list".

Exhibit 5

Copy of 03/29/04 Email to Sijian Chen regarding Combined Declaration and Power of
Attorney and Assignment for signature.

Exhibit 6

Copy of Letter and Enclosures sent to Sijian Chen via Federal Express on 04/20/04.

Exhibit 7

Copy of returned package from Federal Express stating "Recipient Not at This Address".

Dated 04/21/04.

Exhibit 8

Copy of email sent 04/21/04 containing a voicemail from Federal Express stating "Recipient Not at This Address"

Exhibit 9

Copy of 04/25/04 Email to Sijian Chen regarding Combined Declaration and Power of
Attorney and Assignment for signature.

Exhibit 10

Copy of Letter and Enclosures sent to Sijian Chen via Federal Express on 04/27/04.

Exhibit 11

Copy of Federal Express website printout stating that delivery was attempted and the customer was not available or business closed.

Exhibit 12

Application No.: 10/724,028 3 Docket No.: 08211/0200253-US0/P05742

### I, Matthew M. Gaffney, declare that:

- 1. I am an attorney of the State of Washington given recognition pursuant to 37 CFR § 10.6 to prepare and prosecute patent applications before the United States Patent and Trademark Office.
- 2. I represent National Semiconductor Corporation, of Santa Clara, California, in prosecuting a patent application, entitled APPARATUS FOR CIRCUIT WITH KEEPER, and assigned attorney docket number 08211/0200253-us0/P05742, Serial Number 10/724,028, filed November 26, 2003.
- 3. I have personal knowledge of the matters set forth herein.
- 4. I am over the age of majority and am competent to be a witness in this matter.
- 5. On November 20, 2003, I caused to be emailed to Sijian Chen an Assignment and Combined Declaration and Power of Attorney. A copy of this email is Attached hereto. See Exhibit 1.
- 6. On March 12, 2004, I caused to be emailed to Sijian Chen an Assignment and Combined Declaration and Power of Attorney. A copy of this email is Attached hereto. See Exhibit 2.
- 7. On March 25, 2004, I caused to be emailed to Sijian Chen an Assignment and Combined Declaration and Power of Attorney. A copy of this email is Attached hereto. See Exhibit 3.
- 8. On March 26, 2004, I caused to be emailed to Sijian Chen an Assignment and Combined Declaration and Power of Attorney. A copy of this email is Attached hereto. See Exhibit 4.
- 9. On March 28, 2004, I was contacted via email by Sijian Chen regarding the Assignment and Combined Declaration and Power of Attorney. A copy of this email is Attached hereto. See Exhibit 5.
- 10. On March 29, 2004, I caused to be emailed to Sijian Chen an Assignment and Combined Declaration and Power of Attorney. A copy of this email is Attached hereto. See Exhibit 6.

Application No.: 10/724,028 4 Docket No.: 08211/0200253-US0/P05742

11. In the cover letter dated April 20, 2004, Sijian Chen was asked to review a copy of the above-identified patent application. If the patent application met with his approval, we asked him to execute the Assignment and Combined Declaration and Power of Attorney documents and return

- 12. On April 21, 2004, I received a return package from Federal Express stating that "Recipient Not at This Address". See Exhibit 8.
- 13. On April 21, 2004, I received a voicemail message from Federal Express stating that delivery was attempted and "Recipient Not at This Address". See Exhibit 9.

them to us for filing with the U.S. Patent and Trademark Office. See Exhibit 7.

- 14. On April 25, 2004, I caused to be emailed to Sijian Chen a statement asking for Sijian Chen to either sign the documents, or tell us that he refused. A copy of this email is Attached hereto. See Exhibit 10.
- 15. In the cover letter dated April 27, 2004, Sijian Chen was asked to review a copy of the above-identified patent application. If the patent application met with his approval, we asked him to execute the Assignment and Combined Declaration and Power of Attorney documents and return them to us for filing with the U.S. Patent and Trademark Office. See Exhibit 11.
- 16. On April 28, 2004, my assistant checked the Federal Express website and it stated "Recipient Not at This Address". See Exhibit 12
- 17. Sijian Chen has repeatedly refused to cooperate in the preparation and filing of the above-identified patent application as required to do under the terms of his previous employment with the assignee.
- 18. Sijian Chen's last known address is:

12504 Edward Hollow Run Austin, TX 78739 I hereby declare under penalty of perjury under the laws of the United States of America that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the patent application or any patent issued thereon.

Matthew M. Gaffney

Reg. No. 46,717

# Livingston, Shannon

From:

Livingston, Shannon

Sent: To: Friday, March 12, 2004 3:50 PM 'tblankenship1@austin.rr.com'

Cc:

'Schen4@austin.rr.com'

Subject:

Corrected Formal Papers for 08211/0200253-US0/P05742 and 08211/0200254-US0/P05741

Hello - I have taken over responsibility for the above-referenced cases. I looked at the e-mails between Janice Kniep and yourself. I am forwarding to you the "new" Formal Papers for filing after the application has been filed. If you both could sign, fax back and return by mail as soon as is convenient for you I would greatly appreciate it. Thank you in advance for your time.

Attached please find: 1) an Assignment and 2) a Combined Declaration and Power of Attorney document. Please print the Assignment document (single-sided) and check that the information is correct. If the information is correct, please sign where indicated before a notary. Please print the Combined Declaration and Power of Attorney (single-sided) and also confirm the information is correct in this document. If the information is correct, please sign on the last page. Please return the signed documents by facsimile (fax number 206.262.8901) and by mail to John Branch at Darby & Darby P.C., 1191 Second Avenue, Suite 1900, Seattle, Washington 98101. If there is incorrect information please let me know as soon as possible so we can correct the errors. We have a deadline of April 27, 2004 for filing these documents for "Missing Parts".

Should you have any questions, please do not hesitate to email me.



Dec and POA.pdf (57 KB)



Assignment.pdf (27 KB)



Dec and POA.pdf (78 KB)



Assignment.pdf (24 KB)

Sincerely,

Shannon Livingston Secretary Darby & Darby P.C. 1191 Second Avenue Seattle, WA 98101

206.262.8953 | direct

206.262.8901 | fax

### http://www.darbylaw.com.

CONFIDENTIALITY NOTICE. This email message and any attachments may be confidential and may be subject to the attorney-client privilege or other privilege. If you are not the intended recipient, please do not read, copy or re-send this email message or its attachments; immediately notify the sender by reply email or by collect call to 212.527.7700 or 206.262.8900; and delete this email message and any attachments. Thank you for your assistance.

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is described and claimed and for which a patent is sought on the invention entitled:

#### APPARATUS FOR CIRCUIT WITH KEEPER

the specification of which was filed on November 26, 2003 as Application No. 10/724,028.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to herein. I do not know and do not believe that the same was ever known or used in the United States of America before my or our invention thereof or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, or in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigned more than twelve months prior to this application.

I acknowledge the duty to disclose all information known to me that is material to patentability in accordance with Title 37, Code of Federal Regulations, § 1.56.

#### FOREIGN PRIORITY CLAIM

I hereby claim foreign priority benefits under Title 35, United States Code § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

on which priority is claimed:		
x no such foreign applications have been filed	,	
such foreign application have been filed as follows:		

# EARLIEST FOREIGN APPLICATION(S), IF ANY FILED WITHIN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO THIS U.S. APPLICATION

Application Number		Country	y	Date of Filing		ority Claimed er 35 USC 119
						Yes No
ALI	FOREIG (6 MO	GN APPLICA	ATION( DESIG	(S), IF ANY FILE N) PRIOR TO TI	D MORE T	HAN 12 MONTI LICATION
	Application	Number	-	Country		Date of Filing
	AIM EO	D DENIEUT	OF FA	DI JED II C DD C	THOION AT	A DDI VOLUMENTO V
CI	AIM FO	K DENETII	OF EA	RLIER U.S. PRC	VISIONAL .	APPLICATION:
eby claim	priority l	benefits unde	r Title 3	35, United States	Code §119(e)	, of any United
isionai pa	tent appii	cation(s) liste	d belov	v:		
x no s	uch U.S.	provisional a	pplicati	ons have been file	ed.	
Such	IIS nro	visional anni	ication	have been filed as	follows	
	pro	——————————————————————————————————————		——————————————————————————————————————		
	Applie	cation Number	ł	Date of Filing		ty Claimed
					Under	35 USC 119
						35 USC 119 es No
					Y	es No
·			EFIT OI	F EARLIER U.S.	Y	es No
reby claim	CLAIN the benefit	∕ FOR BENE	35, Ur	F EARLIER U.S.	PCT APPLIC	es No CATION(S) United States and
ed below ar	CLAIN the benefit, insofa	I FOR BENE fit under Title r as the subje	35, Ur	F EARLIER U.S  nited States Code, er of each of the c	PCT APPLIC \$120 of the laims of this	CATION(S) United States appapplication is no
ed below an he prior Un	CLAIN the benefind, insofa	A FOR BENE fit under Title r as the subje es application	35, Ur ct matte in the r	F EARLIER U.S., nited States Code, er of each of the conner provided	PCT APPLIC \$120 of the laims of this by the first pa	CATION(S) United States appapplication is no argraph of Title
ed below and the prior Under the prior Under the prior Under the prior Under the prior University and	CLAIN the benefind, insofa ited State 112, I ack th Title 3	If FOR BENE fit under Title r as the subject application knowledge the 7, Code of Fe	35, Ur ct matte in the i duty to deral R	F EARLIER U.S  nited States Code, er of each of the common provided of disclose all inforcegulations, §1.56	PCT APPLIC §120 of the laims of this by the first parmation that which becan	CATION(S) United States apparagnation is no aragraph of Title is material to pathe available to m
d below and prior Under the prior Under the prior Under the prior	CLAIN the benefind, insofa ited State 112, I ack th Title 3	If FOR BENE fit under Title r as the subject application knowledge the 7, Code of Fe	35, Ur ct matte in the i duty to deral R	F EARLIER U.S., nited States Code, er of each of the conner provided	PCT APPLIC §120 of the laims of this by the first parmation that which becan	CATION(S) United States apparagnation is no aragraph of Title is material to pathe available to m
d below and prior Under the prior Under the prior Under the prior	CLAIN the benefind, insofa ited State 112, I ack th Title 3	If FOR BENE fit under Title r as the subject application knowledge the 7, Code of Fe	35, Ur ct matte in the i duty to deral R	F EARLIER U.S  nited States Code, er of each of the common provided of disclose all inforcegulations, §1.56	PCT APPLIC §120 of the laims of this by the first parmation that which becan	CATION(S) United States apparagnation is no aragraph of Title is material to pathe available to m
ed below and prior Under Code, § ordance wifiling date dication:	CLAIN the benefind, insofa ited State 112, I ack th Title 3' of the pri-	If FOR BENE fit under Title r as the subject application knowledge the 7, Code of Fe	e 35, Ur ct matte in the i de duty to deral R i and th	F EARLIER U.S  nited States Code, er of each of the common provided of disclose all informations, §1.56 e national or PCT	PCT APPLIC §120 of the laims of this by the first parmation that which becan	CATION(S) United States apparagnation is no aragraph of Title is material to pathe available to m
ed below and the prior Unites Code, § ordance wifiling date lication:	CLAIN the beneind, insofa ited State 112, I ack th Title 3' of the price S./PCT a	of FOR BENE fit under Title r as the subjects application knowledge the 7, Code of Fe or application	e 35, Ur ct matte in the r e duty to deral R a and th	F EARLIER U.S  nited States Code, er of each of the common provided of disclose all informations, §1.56 e national or PCT	PCT APPLIC §120 of the laims of this by the first parmation that which becan	CATION(S) United States apparagnation is no aragraph of Title is material to pathe available to m
ed below and the prior Unites Code, § ordance wifiling date olication:	CLAIN the beneind, insofa ited State 112, I ack th Title 3' of the price S./PCT a	If FOR BENE fit under Title r as the subjects application knowledge the record application pplications have been seen application to the record application for application have been seen application for the record application for the rec	e 35, Ur ct matte in the r e duty to deral R and th ave bee	F EARLIER U.S., nited States Code, er of each of the comanner provided to disclose all info egulations, §1.56 e national or PCT in filed.	PCT APPLIC §120 of the laims of this by the first parmation that which becan internationa	CATION(S) United States apparagnet of Title is material to pathe available to material to filling date of the

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made

with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the practitioners under Customer Number

#### 38845

all of **Darby & Darby P.C.**, P.O. Box 5257, New York, New York 10150-5257, jointly, and each of them severally, my attorneys at law/patent agent(s), with full power of substitution, delegation and revocation, to prosecute this application, to make alterations and amendments therein, to receive the patent, and to transact all business in the U. S. Patent and Trademark Office connected therewith.

Please mail all correspondence to John W. Branch, whose address is:

**Darby & Darby P.C.**P.O. Box 5257
New York, New York 10150-5257

Please direct telephone calls to: John W. Branch at (206) 262-8900.

Please direct facsimiles to: (212) 753-6237

Full name of sole or first inventor

Timothy L. Blankenship	
Sole or first inventor's signature	Date
Residence	
Austin, Texas	
Citizenship US	
Mailing Address	
AC12 G.1 PI	•
4613 Saloma Place	•
Austin, Texas 78749	
Full name of second inventor, if any	
Sijian Chen	
Second inventor's signature	Date
	i .
Residence	
Austin, Texas	
Citizenship China	
Mailing Address	
0114 D C-4	
9114-B Sedgemoor Tr.	
Austin, Texas 78748	•

#### **ASSIGNMENT**

I, Timothy L. Blankenship, a citizen of US, residing at 4613 Saloma Place; Austin, Texas 78749; and

I, Sijian Chen, a citizen of China, residing at 9114-B Sedgemoor Tr.; Austin, Texas 78748;

and each of us, if more than one person is identified above (hereinafter "ASSIGNOR") in consideration of the sum of Ten Dollars (\$10.00), or the equivalent thereof, and other good and valuable consideration, the sufficiency of which and receipt of which are hereby acknowledged, paid to ASSIGNOR by

#### National Semiconductor Corporation

a Corporation organized under the laws of Delaware, located at 2900 Semiconductor Drive, Santa Clara, California 95051-8090 (hereinafter "ASSIGNEE"), do hereby sell and assign to said ASSIGNEE, its successors and assigns, the below indicated right, title, and interest, **throughout the world** in and to my Invention entitled:

#### APPARATUS FOR CIRCUIT WITH KEEPER

invented by me and described in Patent Application No. 10/724,028, filed on November 26, 2003, in the United States; and all patents, divisions, reissues, continuations and any extensions thereof and rights of priority therein, said interest being my entire ownership interest in the same, to be held and enjoyed by said ASSIGNEE, its successors, assigns, or other legal representatives, to the full end of the term thereof, as fully and entirely as the same would have been held and enjoyed by me if this assignment and sale had not be made;

And for the consideration aforesaid, I hereby covenant and agree to and with said ASSIGNEE, its successors and assigns, that whenever ASSIGNEE, its counsel or representative, or the counsel or representative of its successors or assigns, shall advise that an amendment to, or

rights associated with the Invention, or for the reissue or continuation or extension of the same, will do all acts necessary or required to secure in said ASSIGNEE, its successors or assigns, the title to and full benefit of all rights hereby assigned, without charge to said ASSIGNEE or its successors or assigns, but at its or their expense; and I hereby appoint every present or future officer of said ASSIGNEE as my agent to sign all such papers and to do all such necessary acts on my behalf, to the fullest extent permitted by law;

And I hereby authorize and request the Commission of Patents and Trademarks and any other granting authority to issue any Letters Patent resulting from said Invention and application(s) concerning same to said ASSIGNEE.

This assignment shall have an effective date corresponding to the last date of execution.

I declare under penalty of perjury under the laws of the United States of America, and under penalty of the laws of any other jurisdiction before which this document may be presented, that I have signed this document as my own free act and that all of the foregoing is true and correct.

IN TESTIM	IONY WHEREO	F, I have hereunto set my hand this day of
, 2004		
		Timothy L. Blankenship
STATE OF	)	•
COUNTY OF	)ss. )	
On this	day of	, 2004, before me personally appeared
Timothy L. Blankenship to	me known and k	nown to me to be the person described in and who
executed the foregoing inst	trument, and he d	uly acknowledged to me that he executed the same
for the uses and purposes the	herein set forth.	
[SEAL]		
		as a
		<u> </u>
,		Notary Public

## Livingston, Shannon

From:

Livingston, Shannon

Sent:

Thursday, March 25, 2004 12:40 PM

To:

'tblankenship1@austin.rr.com'

Cc:

'Schen4@austin.rr.com'

Subject:

FW: Corrected Formal Papers for 08211/0200253-US0/P05742 and 08211/0200254-

US0/P05741

Hello - Even though it has only been about 2 weeks, I just wanted to check in with you since I have not heard anything back. Please advise whether It will be possible for you both to sign all of these and send them back soon. Thank you in advance for all of your time and effort.

#### Shannon

----Original Message-----

From:

Livingston, Shannon

Sent:

Friday, March 12, 2004 3:50 PM 'tblankenship1@austin.rr.com'

Cc:

'Schen4@austin.rr.com'

Subject:

Corrected Formal Papers for 08211/0200253-US0/P05742 and 08211/0200254-US0/P05741

Hello - I have taken over responsibility for the above-referenced cases. I looked at the e-mails between Janice Kniep and yourself. I am forwarding to you the "new" Formal Papers for filing after the application has been filed. If you both could sign, fax back and return by mail as soon as is convenient for you I would greatly appreciate it. Thank you in advance for your time.

Attached please find: 1) an Assignment and 2) a Combined Declaration and Power of Attorney document. Please print the Assignment document (single-sided) and check that the information is correct. If the information is correct, please sign where indicated before a notary. Please print the Combined Declaration and Power of Attorney (single-sided) and also confirm the information is correct in this document. If the information is correct, please sign on the last page. Please return the signed documents by facsimile (fax number 206.262.8901) and by mail to John Branch at Darby & Darby P.C., 1191 Second Avenue, Suite 1900, Seattle, Washington 98101. If there is incorrect information please let me know as soon as possible so we can correct the errors. We have a deadline of April 27, 2004 for filing these documents for "Missing Parts".

Should you have any questions, please do not hesitate to email me.



Dec and POA.pdf (57 KB)



Assignment.pdf (27 KB)



Dec and POA.pdf (78 KB)



Sincerely,

Shannon Livingston Secretary Darby & Darby P.C. 1191 Second Avenue Seattle, WA 98101

206.262.8953 | direct 206.262.8901 | fax

#### http://www.darbylaw.com

CONFIDENTIALITY NOTICE. This email message and any attachments may be confidential and may be subject to the attorney-client privilege or other privilege. If you are not the intended recipient, please do not read, copy or re-send this email message or its attachments; immediately notify the sender by reply email or by collect call to 212.527.7700 or 206.262.8900; and delete this email message and any attachments. Thank you for your assistance.

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is described and claimed and for which a patent is sought on the invention entitled:

#### APPARATUS FOR CIRCUIT WITH KEEPER

the specification of which was filed on November 26, 2003 as Application No. 10/724,028.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to herein. I do not know and do not believe that the same was ever known or used in the United States of America before my or our invention thereof or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, or in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigned more than twelve months prior to this application.

I acknowledge the duty to disclose all information known to me that is material to patentability in accordance with Title 37, Code of Federal Regulations, § 1.56.

#### FOREIGN PRIORITY CLAIM

I hereby claim foreign priority benefits under Title 35, United States Code § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:
x no such foreign applications have been filed
such foreign application have been filed as follows:

# EARLIEST FOREIGN APPLICATION(S), IF ANY FILED WITHIN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO THIS U.S. APPLICATION

Application Number	Country	Date of Filing	Priority Claimed Under 35 USC 119
			Yes No

# ALL FOREIGN APPLICATION(S), IF ANY FILED MORE THAN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO THIS U.S. APPLICATION

Application Number	Country	Date of Filing

#### CLAIM FOR BENEFIT OF EARLIER U.S. PROVISIONAL APPLICATIONS

I hereby claim priority benefits under Title 35, United States Code §119(e), of any United States provisional patent application(s) listed below:

X no si	uch U.S. provisional applic	cations have been filed	•
such	U.S. provisional applicati	on have been filed as f	ollows:
	Application Number	Date of Filing	Priority Claimed Under 35 USC 119

#### CLAIM FOR BENEFIT OF EARLIER U.S./PCT APPLICATION(S)

I hereby claim the benefit under Title 35, United States Code, §120 of the United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose all information that is material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56 which became available to me between the filing date of the prior application and the national or PCT international filing date of this application:

аррисацо	п:		•
x no suc	ch U.S./PCT applications ha	we been filed.	
such U	J.S./PCT application have b	een filed as follows:	
	Application Number	Date of Filing	Status (Patented/Pending/Abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made

with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the practitioners under Customer Number

#### 38845

all of **Darby & Darby P.C.**, P.O. Box 5257, New York, New York 10150-5257, jointly, and each of them severally, my attorneys at law/patent agent(s), with full power of substitution, delegation and revocation, to prosecute this application, to make alterations and amendments therein, to receive the patent, and to transact all business in the U. S. Patent and Trademark Office connected therewith.

Please mail all correspondence to John W. Branch, whose address is:

**Darby & Darby P.C.**P.O. Box 5257
New York, New York 10150-5257

Please direct telephone calls to: John W. Branch at (206) 262-8900.

Please direct facsimiles to: (212) 753-6237

Full name of sole or first inventor

Timothy L. Blankenship	
Sole or first inventor's signature	Date .
Residence	
Austin, Texas	
Citizenship US	
Mailing Address	
4613 Saloma Place	
Austin, Texas 78749	
Full name of second inventor, if any	
Sijian Chen	
Second inventor's signature	Date
Residence	
Austin, Texas	·
Citizenship China	
Mailing Address	
9114-B Sedgemoor Tr.	
Austin, Texas 78748	

#### ASSIGNMENT

I, Timothy L. Blankenship, a citizen of US, residing at 4613 Saloma Place; Austin, Texas 78749; and

I, Sijian Chen, a citizen of China, residing at 9114-B Sedgemoor Tr.; Austin, Texas 78748;

and each of us, if more than one person is identified above (hereinafter "ASSIGNOR") in consideration of the sum of Ten Dollars (\$10.00), or the equivalent thereof, and other good and valuable consideration, the sufficiency of which and receipt of which are hereby acknowledged, paid to ASSIGNOR by

#### National Semiconductor Corporation

a Corporation organized under the laws of Delaware, located at 2900 Semiconductor Drive, Santa Clara, California 95051-8090 (hereinafter "ASSIGNEE"), do hereby sell and assign to said ASSIGNEE, its successors and assigns, the below indicated right, title, and interest, **throughout** the world in and to my Invention entitled:

#### APPARATUS FOR CIRCUIT WITH KEEPER

invented by me and described in Patent Application No. 10/724,028, filed on November 26, 2003, in the United States; and all patents, divisions, reissues, continuations and any extensions thereof and rights of priority therein, said interest being my entire ownership interest in the same, to be held and enjoyed by said ASSIGNEE, its successors, assigns, or other legal representatives, to the full end of the term thereof, as fully and entirely as the same would have been held and enjoyed by me if this assignment and sale had not be made;

And for the consideration aforesaid, I hereby covenant and agree to and with said ASSIGNEE, its successors and assigns, that whenever ASSIGNEE, its counsel or representative, or the counsel or representative of its successors or assigns, shall advise that an amendment to, or

a division of, or any other proceeding or action in connection with an application concerning said Invention, including interference proceedings, is lawful and desirable, or that a reissue or continuation or extension of such application or patent issuing therefrom is lawful and desirable, I will sign all papers and drawings, take all rightful oaths and affidavits, and do all acts necessary or required to be done for the procurement of all lawful rights associated with the Invention, or for the reissue or continuation or extension of the same, will do all acts necessary or required to secure in said ASSIGNEE, its successors or assigns, the title to and full benefit of all rights hereby assigned, without charge to said ASSIGNEE or its successors or assigns, but at its or their expense; and I hereby appoint every present or future officer of said ASSIGNEE as my agent to sign all such papers and to do all such necessary acts on my behalf, to the fullest extent permitted by law;

And I hereby authorize and request the Commission of Patents and Trademarks and any other granting authority to issue any Letters Patent resulting from said Invention and application(s) concerning same to said ASSIGNEE.

This assignment shall have an effective date corresponding to the last date of execution.

I declare under penalty of perjury under the laws of the United States of America, and under penalty of the laws of any other jurisdiction before which this document may be presented, that I have signed this document as my own free act and that all of the foregoing is true and correct.

	IN TESTIMONY	WHEREOF, I have hereunto set my hand this day of	
	, 2004		
		Timothy L. Blankenship	
STATE OF _		_)	
COUNTY OF		)ss. )	

	On this	day of	, 2004, before me personally appeared
Timothy L. B			known to me to be the person described in and who
executed the f	oregoing ins	strument, and he	duly acknowledged to me that he executed the same for
the uses and p			
[SEAL]			
			Notary Public
			•
	IN TESTIN	ONY WHERE	OF, I have hereunto set my hand this day of
	, 2004		
STATE OF _		)	Sijian Chen
		)ss.	
COUNTY OF		)	
	On this	day of	, 2004, before me personally appeared Sijian
Chen to me kr			the person described in and who executed the foregoing
•			ne that he executed the same for the uses and purposes
therein set for		J	,
[SEAL]	,		
[ j			
			Notary Public

# Livingston, Shannon

From:

**Gaffney Matthew** 

Sent:

Friday, March 26, 2004 12:10 PM

To:

'Schen4@austin.rr.com'

Cc:

Livingston, Shannon

Subject:

Formal papers for 08211/0200253-US0

Hello Sijian,

We previously sent you formal papers for your signature for the "keeper transistor" patent. Please let me know whether you are willing to sign these documents. Also, please let me know if there is anything we can do to make it more convenient for you to sign them and get them back to us. For you convenience, I am re-sending the formal papers to you.





Dec and POA.pdf Assignment.pdf (23 (53 KB) KB)

Attached please find: 1) a "corrected" Assignment and 2) a "corrected" Combined Declaration and Power of Attorney document. Please print the Assignment document (single-sided) and check that the information is correct. If the information is correct, please sign where indicated before a notary. Please print the Combined Declaration and Power of Attorney (single-sided) and also confirm the information is correct in this document. If the information is correct, please sign on the last page. Please return the signed documents by facsimile (fax number 206.262.8901) and by mail to Matthew Gaffney at Darby & Darby P.C., 1191 Second Avenue, Suite 1900, Seattle, Washington 98101. If there is incorrect information please let me know as soon as possible so we can correct the errors. We have a deadline of April 27, 2004 for filing these documents for "Missing Parts".

Should you have any questions, please do not hesitate to contact me.

Matthew M. Gaffney Darby & Darby P.C. 1191 Second Avenue Seattle, WA 98101

206.262.8910 | direct 206.262.8901 | fax http://www.darbylaw.com

CONFIDENTIALITY NOTICE. This email message and any attachments may be confidential and may be subject to the attorney-client privilege or other privilege. If you are not the intended recipient, please do not read, copy or re-send this email message or its attachments; immediately notify the sender by reply email or by collect call to 212.527.7700 or 206.262.8900; and delete this email message and any attachments. Thank you for your assistance.

#### Kniep, Janice

From:

Kniep, Janice

Sent:

Thursday, November 20, 2003 2:32 PM

To:

'tblankenship1@austin.rr.com'

Cc:

'schen4@austin.rr.com'; Gaffney Matthew

Subject: NSC applications and papers for signature P05741 and P05742

Dear Mr. Blankenship,

I have attached the application, drawings and formal papers for P05741 for your signature. Please review and sign the Declaration and Assignment documents where indicated. Please return the signed documents via email or fax (we thought it might be more convenient for you to scan and email the signed documents back rather than faxing) and send the originals back to my attention at the address given below.

I have also attached the application, drawings and formal papers for P05742 for your and Mr. Chen's signatures. It is my understanding that you will print the documents, sign and obtain Mr. Chen's signature as well. Please return the signed documents as indicated above.

If you or Mr. Chen have any questions, please contact me or Matt Gaffney.

I would like to thank you and Mr. Chen in advance for your kind assistance. It is very much appreciated.

Best Regards,

Janice Kniep Legal Secretary Darby & Darby P.C. 1191 Second Avenue Seattle, WA 98101

206-262-8953 | direct 206-262-8901 | fax

#### http://www.darbylaw.com

CONFIDENTIALITY NOTICE. This email message and any attachments may be confidential and may be subject to the attorney-client privilege or other privilege. If you are not the intended recipient, please do not read, copy or re-send this email message or its attachments; immediately notify the sender by reply email or by collect call to 206.262.8900 and delete this email message and any attachments. Thank you for your assistance.

## Livingston, Shannon

From: Sijian Chen [schen4@austin.rr.com]

**Sent:** Sunday, March 28, 2004 2:31 PM

To: Gaffney Matthew
Cc: Livingston, Shannon

Subject: Re: Formal papers for 08211/0200253-US0

Matthew, Shannon,

I was let go by National at a difficult time of my life when I just had a new child and my wife was still sick at home. As much as I'd like to help National out completing the patent applications, I have many other obligations that's at higher priority. I'm afraid I do not have any time at the present to review the papers. Please remove my e-mail address and contact information from your contact list.

Rgs,

Sijian

---- Original Message ---From: Gaffney Matthew
To: Schen4@austin.rr.com
Cc: Livingston, Shannon

Sent: Friday, March 26, 2004 2:09 PM

Subject: Formal papers for 08211/0200253-US0

Hello Sijian,

We previously sent you formal papers for your signature for the "keeper transistor" patent. Please let me know whether you are willing to sign these documents. Also, please let me know if there is anything we can do to make it more convenient for you to sign them and get them back to us. For you convenience, I am re-sending the formal papers to you.

<<Dec and POA.pdf>> <<Assignment.pdf>>

Attached please find: 1) a "corrected" Assignment and 2) a "corrected" Combined Declaration and Power of Attorney document. Please print the Assignment document (single-sided) and check that the information is correct. If the information is correct, please sign where indicated before a notary. Please print the Combined Declaration and Power of Attorney (single-sided) and also confirm the information is correct in this document. If the information is correct, please sign on the last page. Please return the signed documents by facsimile (fax number 206.262.8901) and by mail to Matthew Gaffney at Darby & Darby P.C., 1191 Second Avenue, Suite 1900, Seattle, Washington 98101. If there is incorrect information please let me know as soon as possible so we can correct the errors. We have a deadline of April 27, 2004 for filing these documents for "Missing Parts".

Should you have any questions, please do not hesitate to contact me.

Matthew M. Gaffney

Darby & Darby P.C.

1191 Second Avenue

Seattle, WA 98101

206.262.8910 | direct

206.262.8901 | fax

http://www.darbylaw.com

CONFIDENTIALITY NOTICE. This email message and any attachments may be confidential and may be subject to the attorney-client privilege or other privilege. If you are not the intended recipient, please do not read, copy or re-send this email message or its attachments; immediately notify the sender by reply email or by collect call to 212.527.7700 or 206.262.8900; and delete this email message and any attachments. Thank you for your assistance.

## Livingston, Shannon

From:

Gaffney Matthew

Sent:

Monday, March 29, 2004 11:18 AM

To:

'Sijian Chen'

Cc:

Livingston, Shannon

Subject:

RE: Formal papers for 08211/0200253-US0

Sijian,

I understand that you may be reluctant to help National under the circumstances, and have other obligations that have higher priority.

We need to have either your signature on the declaration and the assignment, or proof that you refuse to execute these documents. If you are willing to sign these documents, please do so. If you refuse to do so, I would greatly appreciate it if you would mail us a letter stating that you refuse to execute the declaration and the assignment for Patent Application 10/724,028, filed on November 26, 2003, entitled "APPARATUS FOR CIRCUIT WITH KEEPER". Please mail the signed documents, or a letter stating your refusal, to Matthew Gaffney at Darby & Darby P.C., 1191 Second Avenue, Suite 1900, Seattle, Washington 98101.

Regards, Matt

----Original Message----

From: Sijian Chen [mailto:schen4@austin.rr.com]

**Sent:** Sunday, March 28, 2004 2:31 PM

**To:** Gaffney Matthew **Cc:** Livingston, Shannon

Subject: Re: Formal papers for 08211/0200253-US0

Matthew, Shannon,

I was let go by National at a difficult time of my life when I just had a new child and my wife was still sick at home. As much as I'd like to help National out completing the patent applications, I have many other obligations that's at higher priority. I'm afraid I do not have any time at the present to review the papers. Please remove my e-mail address and contact information from your contact list.

Rgs,

Sijian

---- Original Message ----From: Gaffney Matthew
To: Schen4@austin.rr.com
Cc: Livingston, Shannon

Sent: Friday, March 26, 2004 2:09 PM

Subject: Formal papers for 08211/0200253-US0

Hello Sijian,

We previously sent you formal papers for your signature for the "keeper transistor" patent. Please let me know whether you are willing to sign these documents. Also, please let me know if there is anything we can do to make it more convenient for you to sign them and get them back to us. For you convenience, I am re-sending the formal papers to you.

<<Dec and POA.pdf>> <<Assignment.pdf>>

Attached please find: 1) a "corrected" Assignment and 2) a "corrected" Combined Declaration and Power of Attorney document. Please print the Assignment document (single-sided) and check that the information is correct. If the information is correct, please sign where indicated before a notary. Please print the Combined Declaration and Power of Attorney (single-sided) and also confirm the information is correct in this document. If the information is correct, please sign on the last page. Please return the signed documents by facsimile (fax number 206.262.8901) and by mail to Matthew Gaffney at Darby & Darby P.C., 1191 Second Avenue, Suite 1900, Seattle, Washington 98101. If there is incorrect information please let me know as soon as possible so we can correct the errors. We have a deadline of April 27, 2004 for filing these documents for "Missing Parts".

Should you have any questions, please do not hesitate to contact me.

Matthew M. Gaffney

Darby & Darby P.C.

1191 Second Avenue

Seattle, WA 98101

206.262.8910 | direct

206.262.8901 | fax

http://www.darbylaw.com

CONFIDENTIALITY NOTICE. This email message and any attachments may be confidential and may be subject to the attorney-client privilege or other privilege. If you are not the intended recipient, please do not read, copy or re-send this email message or its attachments; immediately notify the sender by reply email or by collect call to 212.527.7700 or 206.262.8900; and delete this email message and any attachments. Thank you for your assistance.

# DARBY & DARBY

PROFESSIONAL

INTELLECTUAL PROPERTY LAW

April 20, 2004

MATTHEW M. GAFFNEY ATTORNEY AT LAW 206.262.8910 mgaffney@darbylaw.com

SEATTLE

1191 SECOND AVENUE SEATTLE, WA 98101 TEL 206.262.8900

FAX 206.262.8901

FAX 212.753.6237

Reference: 08211/0200253-US0

VIA FEDERAL EXPRESS

NEW YORK

805 THIRD AVENUE NEW YORK, NY 10022-7513 TEL 212.527.7700

Sijian Chen 9114-B Sedgemoor Tr. Austin, TX 78748

Re: URGENT - Formal Papers for execution and return

Dear Mr. Chen:

Enclosed please find a copy of the Application and Drawings as filed for the above-identified matter, for which you are a named inventor. Also enclosed is a copy of a notice received from the U.S. Patent and Trademark Office (USPTO) indicating that certain items are missing from the application as filed. The due date for filing these items is April 26, 2004.

We are also enclosing a Combined Declaration and Power of Attorney and an Assignment of this application for execution by you. If minor changes need to be made to correct for, e.g., typographical errors, they can be made in pen. However, all such changes must be *initialed and dated*.

Please return the executed documents to us (in the pre-paid Federal Express envelope) for filing with the USPTO no later than April 23, 2004. If you have any questions or comments, please do not hesitate to contact me.

Very truly yours,

Matthew M. Gaffney

MMG/In

**Enclosures** 

5

15

20

25

30

## APPARATUS FOR CIRCUIT WITH KEEPER

#### Field of the Invention

The invention related to a keeper circuit. In particular, the invention related to a keeper circuit for ensuring that the high-range and low-range outputs of a circuit utilizing voltage doubling techniques are actively driven.

#### **Background**

10 Voltage doubling is a technique that makes it possible to design electrical circuits that operate with high power supply voltages (e.g. 10V or above), while not allowing the Vgs, Vgd, or Vds of the individual transistors in the circuit to exceed a lower value, such as 5V. The voltage doubling technique is often implemented with cascode transistors. In general, voltage doubling techniques may be used to extend the operating range to approximately 2X volts, where the underlying components can withstand X volts.

## **Brief Description of the Drawings**

Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following drawings, in which:

Figure 1 illustrates a schematic diagram of a circuit that includes a keeper switch: Figure 2 shows a schematic diagram of an exemplary embodiment of the circuit of Figure 1;

Figure 3 illustrates a schematic diagram of an exemplary embodiment of an inverter circuit with a keeper switch;

Figure 4 shows a schematic diagram of another exemplary embodiment of an inverter circuit with a keeper switch;

Figure 5 illustrates a schematic diagram of an exemplary embodiment of a level translator circuit with a keeper switch;

Figure 6 shows a schematic diagram of another exemplary embodiment of a level translator circuit with a keeper switch; and

Figure 7 illustrates a schematic diagram of another exemplary embodiment of a level translator circuit with a keeper switch, arranged in accordance with aspects of the present invention.

5

10

15

20

#### **Detailed Description**

Various embodiments of the present invention will be described in detail with reference to the drawings, where like reference numerals represent like parts and assemblies throughout the several views. Reference to various embodiments does not limit the scope of the invention, which is limited only by the scope of the claims attached hereto. Additionally, any examples set forth in this specification are not intended to be limiting and merely set forth some of the many possible embodiments for the claimed invention.

Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context clearly dictates otherwise. The meanings identified below are not intended to limit the terms, but merely provide illustrative examples for the terms. The meaning of "a," "an," and "the" includes plural reference, the meaning of "in" includes "in" and "on." The term "connected" means a direct electrical connection between the items connected, without any intermediate devices. The term "coupled" means either a direct electrical connection between the items connected, or an indirect connection through one or more passive or active intermediary devices. The term "circuit" means either a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. The term "signal" means at least one current, voltage, charge, temperature, data, or other signal.

25

30

Briefly stated, the invention is related to a circuit with a keeper switch that is configured to minimize capacitive coupling between the gate and drain of a transistor arranged in a cascode configuration. The keeper switch is coupled between the source and gate of the cascode transistor. The keeper switch is active if a voltage at the drain of the keeper switch circuit corresponds to a first logic level. If this event occurs, the source and gate of the cascode transistor are coupled together.

Figure 1 illustrates a block diagram of a circuit (100) that includes a keeper switch circuit. Circuit 100 includes a first transistor (M0) and a second transistor (M1) configured in a cascode arrangement (104), and a keeper switch circuit (102). The second transistor (M1) has a gate that is coupled to a bias node (N12), a drain that is coupled to a first output node (N1), and a source that is coupled to a second output node (N2). The keeper switch circuit (102) has three terminals that are respectively coupled to the gate of the second transistor (M1), the drain of second transistor (M1), and the source of the second transistor (M1). The second transistor (M1) is configured to receive a first cascode bias voltage (bias) at the bias node (N12). The first cascode bias voltage (signal bias) is suitable as a cascode bias voltage.

5

10

15

20

25

30

The keeper switch circuit (102) is configured to influence a resistance between the second output node (N2) and the bias node (N12) in response to a control signal (e.g. signal bias). The keeper switch circuit (102) is configured to couple the second output node (N2) to the bias node (N12) if the control signal corresponds to a first logic level. The keeper switch circuit (102) is further configured to isolate the second output node (N2) from the bias node (N12) if the control signal corresponds to a second logic level.

In Figure 2, circuit 200 is a particular implementation of circuit 100, where the keeper switch circuit (102) is implemented by a transistor (M8). Transistor M8 has a gate that is coupled to the first output node (N1), a source that is coupled to the second output node (N2), and a drain that is coupled to the bias node (N12). Alternatively, the drain may be coupled to the second output node (N2), and the source may be coupled to the bias node (N12).

Figure 3 illustrates a schematic diagram of a circuit (300) that is an exemplary implementation of circuit 100. Circuit 300 is a high-voltage inverter that utilizes voltage doubling techniques. Circuit 300 includes transistors M2-M3 and M6-M7, and keeper switch circuit 102. Keeper switch circuit 102 is implemented by transistor M8. Transistor M8 has a gate that is coupled to node N1, a source that is coupled to node N2, and a drain that is coupled to node N11.

Transistors M2 and M3 are each arranged to operate as a cascode transistor.

Transistor M2 is configured to receive a first bias signal Vsp at a gate of transistor M2 (node N11), and transistor M3 is configured to receive a second bias signal Vsn at a gate

of transistor M3 (node N13). Signal Vsp is a cascode bias voltage that is used to bias transistor M2, and signal Vsn is a cascode bias voltage that is used to bias transistor M3. The voltages associated with signals Vsp and Vsn are set by several factors including the power supply voltage, the maximum Vgs, Vgd, and Vds of the process for relatively long-term reliability, the threshold voltages of the transistors, the junction diode breakdowns of the transistors, and the input voltage swing. Signals Vsp and Vsn are selected such that the maximum Vgs, Vgd, and Vds of the transistors for relatively long-term reliability are not exceeded.

Transistor M6 is configured to receive a high-range signal in\_hr at the gate of transistor M6, and transistor M7 is configured to receive a low-range signal in\_lr at the gate of transistor M7. Signal in\_lr is bounded between 0 volts and approximately Vdda/2, where Vdda is the voltage associated with the power supply. Signal in\_hr is bounded between Vdda and approximately Vdda/2. Signal in\_hr and signal in\_lr each correspond to substantially the same logic level at approximately the same time. A high-range output signal (hr) is provided at the drain of transistor M6 (node N2). The logic level associated with signal hr corresponds to the inverse of the logic level of signals in\_lr and in\_hr. Circuit 300 is also configured to provide a full-range output signal (fr) at the source of transistor M2 (node N1), and a low-range output signal (lr) at the source of transistor M3 (node N3). Signals fr and lr each correspond to the same logic level as signal hr, but are bounded over different ranges. Signal lr is bounded between 0 volts and approximately Vdda/2, signal hr is bounded between approximately Vdda/2 and Vdda, and signal fr is bounded between 0 volts and Vdda.

Transistor M8 is configured to ensure that signal hr is actively driven regardless of the voltage associated with signals in\_hr and in\_lr, even at initial power-on. Transistor M8 is arranged for preventing charge injection (i.e. capacitive coupling) that could otherwise be caused as a result of the gate-to-drain capacitance on transistor M6. If present, injected charge could cause a voltage at the gate of transistor M6 to move outside of the desired operating range for Vgs, Vds, and Vgd of transistors M6. According to the example illustrated in Figure 3, transistor M2 is a p-type transistor, and transistor M8 is a p-type transistor.

Figure 4 illustrates a schematic diagram of a circuit (400) that is another exemplary implementation of Figure 1. Circuit 400 is substantially similar to circuit 300 in some ways, albeit different in other ways. In circuit 400, keeper switch circuit 102 is implemented by transistor M9. Transistor M9 has a gate that is coupled to node N1, a drain that is coupled to node N13, and a source that is coupled to node N3.

Transistor M9 is configured to ensure that signal lr is actively driven independent of the voltage associated with signals in\_hr and in\_lr, including at the initial power-on state. Transistors M3 and M9 are n-type transistors.

5

10

15

20

30

Figure 5 illustrates a schematic diagram of a level-shifter circuit (500). Circuit 500 includes transistors M2-M5 and M11-M16, keeper circuit 102 (transistor M8) and another keeper circuit (transistor M10). Transistor M4 has a gate that is coupled to node N11, a drain that is coupled to a first complement output node N21, and a source that is coupled to a second complement output node N22. Transistor M10 has a gate that is coupled to node N21, a source that is coupled to node N21, a source that is coupled to node N21.

Transistor M8 is configured to operate in a substantially similar manner as described with regard to Figure 3, albeit different in some ways. Transistor M4 is arranged to operate as a cascode transistor in cooperation with transistor M12. Transistor M5 is configured to operate as a cascode transistor in cooperation with transistor M14.

Circuit 500 is configured to provide signals hr, fr, lr, hrb, frb, and lrb in response to a data input signal (din). Signal hrb is a complement of signal hr, signal frb is a complement of signal fr, and signal lrb is a complement of signal lr. As an example, transistors M2, M4, M8, and M10 are each p-type transistors. Transistor M8 is configured to ensure that signal hr is actively driven regardless of the voltage associated with signal din.

25 Transistor M10 is configured to ensure that signal hrb is actively driven regardless of the voltage associated with signal din.

Figure 6 illustrates a schematic diagram of a circuit (600) that is substantially similar to circuit 500, albeit different in some ways. In this embodiment, the keeper circuit 102 is implemented by transistor M9, and the other keeper circuit is implemented by transistor M17. In this example, transistors M3, M5, M9, and M17 are n-type

transistors. Transistor M9 is configured to ensure that signal lr is actively driven. Transistor M17 is configured to ensure that signal lrb is actively driven.

5

10

15

20

Figure 7 illustrates a schematic diagram of a circuit (700) that is substantially similar to circuit 600, albeit different in some ways. In this embodiment, keeper circuit 102 is implemented by transistor M19, and the other keeper circuit is implemented by transistor M18. Keeper switch circuit 102 and the other keeper switch circuit are each coupled respectively to nodes N3, N13, and M23. Transistor M19 has a gate that is coupled to node N23, a source that is coupled to node N13, and a drain that is coupled to node N3. Transistor M18 has a gate that is coupled to node N3, a source that is coupled to node N3, and a drain that is coupled to node N13, and a drain that is coupled to node N23.

In this example, keeper switch circuit 102 is configured to influence a resistance between nodes N3 and M13. Keeper switch circuit 102 is configured to receive a control signal (e.g. signal lrb at node N23). Also, the keeper switch circuit 102 is further configured to couple node N3 to node N13 if the control signal corresponds to a first logic level (e.g. low). Additionally, keeper switch circuit 102 is further configured to isolate node N3 from node N13 if the control signal corresponds to a second logic level (e.g. high). In this example, transistors M3 and M5 are n-type transistors, and transistor M18 and M19 are p-type transistors.

The above specification, examples and data provide a description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention also resides in the claims hereinafter appended.

## What is claimed is:

# 1. A circuit comprising:

a first transistor;

a second transistor that is arranged to operate as a cascode transistor in cooperation with the first transistor; and

a keeper switch circuit including three terminals that are respectively coupled to a gate, a drain, and a source of the second transistor.

# 2. The circuit of Claim 1, wherein

the second transistor is configured to receive a first cascode bias voltage at the gate of the second transistor, and wherein

the first cascode bias voltage is suitable for biasing a cascode transistor.

# 3. The circuit of Claim 1, wherein

the keeper switch circuit is configured to influence a resistance between the source and the gate of the second transistor in response to a control signal.

# 4. The circuit of Claim 1, wherein

the keeper switch circuit is configured to:

receive a control signal at the drain of the second transistor; and couple the source of the second transistor to the gate of the second transistor if the control signal corresponds to a first logic level.

# 5. The circuit of Claim 4, wherein

the keeper switch circuit is further configured to isolate the source of the second transistor from the gate of the second transistor if the control signal corresponds to a second logic level.

# 6. The circuit of Claim 1, wherein

the keeper switch circuit comprises a keeper transistor including:

a gate that is coupled to the drain of the second transistor;

a source that is coupled to one of the source of the second transistor and the gate of the second transistor; and

a drain that is coupled to the other of the source of the second transistor and the gate of the second transistor.

# 7. The circuit of Claim 6, wherein

the second transistor is one of an n-type transistor and a p-type transistor, and the keeper transistor is the one of the n-type transistor and the p-type transistor.

# 8. The circuit of Claim 6, wherein

the second transistor is one of an n-type transistor and the p-type transistor, and the keeper transistor is the other of the n-type transistor and the p-type transistor.

# 9. The circuit of Claim 1, further comprising:

a third transistor;

a fourth transistor that is arranged to operate as a cascode transistor in cooperation with the third transistor; and

another keeper switch circuit including three terminals that are respectively coupled to a gate, a drain, and a source of the fourth transistor.

# 10. The circuit of Claim 9, wherein

the other keeper switch circuit comprises a fifth transistor including:

a gate that is coupled to the drain of the fourth transistor,

a source that is coupled to one of the source of the fourth transistor and the gate of the second transistor, and

a drain that is coupled to the other of the source of the fourth transistor and the gate of the second transistor.

# 11. A logic circuit comprising:

a first transistor;

a second transistor that is arranged to operate as a cascode transistor in cooperation with the first transistor, wherein the second transistor includes:

- a gate that is coupled to a bias node,
- a drain that is coupled to a first output node, and
- a source that is coupled to a second output node;
- a third transistor;
- a fourth transistor that is arranged to operate as a cascode transistor in cooperation with the third transistor, wherein the fourth transistor includes:
  - a gate that is coupled to the bias node,
  - a drain that is coupled to a first complement output node, and
  - a source that is coupled to a second complement output node,
- a first keeper switch circuit that is coupled to the bias node, the second complement output node, and the second output node, and
- a second keeper switch circuit that is coupled to the bias node, second output node, and the second complement output node.
- 12. The logic circuit of Claim 11, wherein

the second transistor is configured to receive a first cascode bias voltage at the bias node, wherein

the first cascode bias voltage is suitable for biasing a cascode transistor.

13. The logic circuit of Claim 11, wherein

the first keeper switch circuit is configured to influence a resistance between the second output node and the bias node in response to a control signal.

14. The logic circuit of Claim 11, wherein

the first keeper switch circuit is configured to:

receive a control signal at the second complement output node;
couple the second output node to the bias node if the control signal
corresponds to a first logic level; and

isolate the second output node from the bias node if the control signal corresponds to a second logic level.

# 15. The logic circuit of Claim 11, wherein the logic circuit is arranged to operate as a level shifter circuit.

# 16. The logic circuit of Claim 11, wherein

the first keeper switch circuit comprises a keeper transistor including:

a gate that is coupled to the second complement output node,

a source that is coupled to one of the second output node and the bias

node, and

a drain that is coupled to the other of the second output node and the bias node.

# 17. The logic circuit of Claim 16, wherein

the second transistor is one of an n-type transistor and a p-type transistor, and the keeper transistor is the other of the n-type transistor and the p-type transistor.

# 18. The logic circuit of Claim 11, wherein

the second keeper switch circuit comprises a fifth transistor including:

a gate that is coupled to the second output node,

a source that is coupled to one of the second complement output node and the bias node, and

a drain that is coupled to the other of the second complement output node and the bias node.

# 19. The logic circuit as in Claim 18, wherein

the first keeper switch circuit comprises a keeper transistor, and


wherein the second transistor is one of an n-type transistor and a p-type transistor, the keeper transistor is the other of the n-type transistor and the p-type transistor, and the fifth transistor is the other of the n-type transistor and the p-type transistor.

# 20. A circuit comprising:

a transistor that is configured as a cascode transistor; and
means for coupling a source of the transistor to a gate of the transistor if a voltage
associated with a drain of the transistor corresponds to a first logic level.

# **Abstract**

A keeper switch circuit is configured to minimize capacitive coupling between the gate and drain of a cascode transistor. The keeper switch circuit is coupled between the source and gate of a cascode transistor. The keeper switch circuit is on if a voltage at the drain of the keeper switch circuit corresponds to a first logic level. The source and gate of the cascode transistor are coupled together if the keeper switch circuit is on.



19-782 SOS SHEETS; 12-391 DO SHEETS EFFE 12-392 100 SHEETS EFFE 12-390 XOS SHEETS EFFE 13-390 XOS SHEETS 13-390 XOS SH




Figure 2





Figure 3






Figure 5




Figure 6

Figure 7

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is described and claimed and for which a patent is sought on the invention entitled:

# APPARATUS FOR CIRCUIT WITH KEEPER

the specification of which was filed on November 26, 2003 as Application No. 10/724,028.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to herein. I do not know and do not believe that the same was ever known or used in the United States of America before my or our invention thereof or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, or in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigned more than twelve months prior to this application.

I acknowledge the duty to disclose all information known to me that is material to patentability in accordance with Title 37, Code of Federal Regulations, § 1.56.

### FOREIGN PRIORITY CLAIM

I hereby claim foreign priority benefits under Title 35, United States Code § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

x no such foreign applications have been filed	
such foreign application have been filed as follows:	

# EARLIEST FOREIGN APPLICATION(S), IF ANY FILED WITHIN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO THIS U.S. APPLICATION

Application Number	Country	Date of Filing	Priority Claimed Under 35 USC 119
			Yes No

# ALL FOREIGN APPLICATION(S), IF ANY FILED MORE THAN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO THIS U.S. APPLICATION

Application Number	Country	Date of Filing

### CLAIM FOR BENEFIT OF EARLIER U.S. PROVISIONAL APPLICATIONS

I hereby claim priority benefits under Title 35, United States Code §119(e), of any United States provisional patent application(s) listed below:

X	no s	uch	U.S.	provision	al app	lications	have	been	filed.

such U.S. provisional application have been filed as follows:

Application Number	Date of Filing	Priority Claimed Under 35 USC 119
		Yes No

# CLAIM FOR BENEFIT OF EARLIER U.S./PCT APPLICATION(S)

I hereby claim the benefit under Title 35, United States Code, §120 of the United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose all information that is material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56 which became available to me between the filing date of the prior application and the national or PCT international filing date of this application:

X	no such U.S./PCT applications have been filed.

such U.S./PCT application have been filed as follows:

Application Number	Date of Filing	Status (Patented/Pending/Abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made

with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the practitioners under Customer Number

# 38845

all of **Darby & Darby P.C.**, P.O. Box 5257, New York, New York 10150-5257, jointly, and each of them severally, my attorneys at law/patent agent(s), with full power of substitution, delegation and revocation, to prosecute this application, to make alterations and amendments therein, to receive the patent, and to transact all business in the U. S. Patent and Trademark Office connected therewith.

Please mail all correspondence to John W. Branch, whose address is:

Darby & Darby P.C. P.O. Box 5257 New York, New York 10150-5257

Please direct telephone calls to: John W. Branch at (206) 262-8900.

Please direct facsimiles to: (212) 753-6237

Full name of sole or first inventor		
Timothy L. Blankenship		
Sole or first inventor's signature	Date	
Residence		
Austin, Texas		
Citizenship US		
Mailing Address		
		-40
4613 Saloma Place		
Austin, Texas 78749		
Full name of second inventor, if any		
Sijian Chen		
Second inventor's signature	Date	
.0		
Residence		
Austin, Texas		
Citizenship China		
Mailing Address		
0114 7 0 1 7 7	•	
9114-B Sedgemoor Tr.		
Austin, Texas 78748	·	

## **ASSIGNMENT**

I, Timothy L. Blankenship, a citizen of US, residing at 4613 Saloma Place; Austin, Texas 78749; and

I, Sijian Chen, a citizen of China, residing at 9114-B Sedgemoor Tr.; Austin, Texas 78748;

and each of us, if more than one person is identified above (hereinafter "ASSIGNOR") in consideration of the sum of Ten Dollars (\$10.00), or the equivalent thereof, and other good and valuable consideration, the sufficiency of which and receipt of which are hereby acknowledged, paid to ASSIGNOR by

# National Semiconductor

a Corporation organized under the laws of Delaware, located at 2900 Semiconductor Drive, Santa Clara, California 95051-8090 (hereinafter "ASSIGNEE"), do hereby sell and assign to said ASSIGNEE, its successors and assigns, the below indicated right, title, and interest, **throughout the world** in and to my Invention entitled:

# APPARATUS FOR CIRCUIT WITH KEEPER

invented by me and described in Patent Application No. 10/724,028, filed on November 26, 2003, in the United States; and all patents, divisions, reissues, continuations and any extensions thereof and rights of priority therein, said interest being my entire ownership interest in the same, to be held and enjoyed by said ASSIGNEE, its successors, assigns, or other legal representatives, to the full end of the term thereof, as fully and entirely as the same would have been held and enjoyed by me if this assignment and sale had not be made;

And for the consideration aforesaid, I hereby covenant and agree to and with said ASSIGNEE, its successors and assigns, that whenever ASSIGNEE, its counsel or representative, or the counsel or representative of its successors or assigns, shall advise that an amendment to, or

a division of, or any other proceeding or action in connection with an application concerning said Invention, including interference proceedings, is lawful and desirable, or that a reissue or continuation or extension of such application or patent issuing therefrom is lawful and desirable, I will sign all papers and drawings, take all rightful oaths and affidavits, and do all acts necessary or required to be done for the procurement of all lawful rights associated with the Invention, or for the reissue or continuation or extension of the same, will do all acts necessary or required to secure in said ASSIGNEE, its successors or assigns, the title to and full benefit of all rights hereby assigned, without charge to said ASSIGNEE or its successors or assigns, but at its or their expense; and I hereby appoint every present or future officer of said ASSIGNEE as my agent to sign all such papers and to do all such necessary acts on my behalf, to the fullest extent permitted by law;

And I hereby authorize and request the Commission of Patents and Trademarks and any other granting authority to issue any Letters Patent resulting from said Invention and application(s) concerning same to said ASSIGNEE.

This assignment shall have an effective date corresponding to the last date of execution.

I declare under penalty of perjury under the laws of the United States of America, and under penalty of the laws of any other jurisdiction before which this document may be presented, that I have signed this document as my own free act and that all of the foregoing is true and correct.

	IN TESTIMON	Y WHEREO	F, I have hereunto set n	ny hand this	_ day of
-	, 2004				
			Timothy L. Bla	ankenship	
STATE OF _		)	<b>,</b>	··· <b>·</b>	
COUNTY OF	7	)ss. . )			

O	n this	day of	, 2004, before me personally appeared
		·	d known to me to be the person described in and who
executed the fore	egoing inst	rument, and he	e duly acknowledged to me that he executed the same for
the uses and purp	oses there	in set forth.	
[SEAL]			
			Notary Public
	, 2004		EOF, I have hereunto set my hand thisday. of
O	n this	day of	, 2004, before me personally appeared Sijian
Chen to me know	wn and kno	wn to me to b	e the person described in and who executed the foregoing
instrument, and l	ne duly ack	nowledged to	me that he executed the same for the uses and purposes
therein set forth.		•	
[SEAL]			
			Notary Dublic

NO POUCH NEEDED.

See back for peel and stick application instructions.

2 Your Intermal Billing Reference OR 2/1/0200FZ/SA3-USO From Please print and press hard. Recipient's MATTHEW (AFFINEY, ESQ. Phone ( ender's OCIAN SEATTLE 1191 2ND DARBY & DARBY PC <u>ا</u> م DARBY & DARBY USA Airbill CHEZ AVE Sender's FedEx Account Number STE AUE.) 8 1900 FedEx Tracking Number LART RTOL DEHR ΣA Phone (205)252-8900 2769-2324-2 ¥ We cannot deliver to P.O. baxes or P.O. ZIP codes 10186 98101-2993 Special Handling
SATURDAY Delivery
Available ONLY for
Fedex Pleasy Overright and
Fedex 20 by to select 20 codes X FedEx Envelope\* 4a Expre ₽ |-X Fedex Packaging **Total Packages** Release Signature Sign to authorize delivery without obtaining atgrature. Payment Bill to: As per strached Shipper's Declaration not required Our liability is limited to \$100 unless you declare a higher value. See back for details Recipient Total Weight HOLD Weekday
at FedEx Location
NOT Available for
FedEx First Overnight

0260202970 By signing you authorize us to deliver this shipment without obtaining a signature and agree to indemnify and hold us harmless from any resulting claims. **2**hh

Duestions? Visit our Web site at fedex.com

FedEx Use Ont

Total Declared Valuet

Dry Ice byles un ISS Cargo Aircraft Only

Cash/Chec

HOLD Seturday

gt FedEx Location
Available ONLY for
FedEx Priority Overright and
FedEx 20 or to select locations

		- Eacli	)
	<b>小</b>	Sender's Copy	
ss Package Service		Packages up to 150 lbs.	. )
riority Overnight	☐ FedEx Standard Overnight Next business attantion	FedEx First Overnight Earliest next business morning delivery to select locations	-
Day I.	FedEx Express Saver		
ss Freight Service		Packages over 150 lbs. Delivery commitment may be later in some areas.	:
Day Freight*	FedEx 2Day Freight	FedEx 3Day Freight	 bnr

Fedex. Urgent Express 136596 9/00 MWI	· · · · · · · · · · · · · · · · · · ·	∵ / Re
Name Called Shape, left use, oy/21/34  Company  Address  City, State, Zip  Telephone	Pkg Trk#: 843090181856  [CC:P ND X H]	Recpt Addr: 9114 B SEDGEMOOR TR
NO POUCH NEEDED.  See back for peel and stick application instructions.  RECIPIENT: PEEL HERE	A A 81856	OR TR
EXPRESS  EXPRESS  From This portion can be removed for People in the Company  Date 4-20-CY  Fodey Tracking Number  BH30 FIGH B-36-87  NATTHEW SAFENSY FC  Company  1191 ZND AVE STE 1900  Address  SEATTLE  Company  Company  Company  Company  Company  Company  Company  Address  Address  Address  Address  Shale  Address  Shale  Shale  Shale  Shale  Shale  Shale  Shale  Shale  Shale  Address  Shale  Shale  Shale  Shale  TX ZP 7874	Dress	INCRT STR NAME/#
# Express Package Service # Express Package Service # FedEx Day Freight   FedEx Standard Overnight   FedEx Overnight   FedEx Overnight   FedEx Day Service   FedEx Day Freight   FedEx Day	78748 276923 7 2 AUS A2 AUS A2 WILLIAM A2 AUS A2	FECIEX PRIORITY OVERNIGHT W
	A2	WED

# Livingston, Shannon

From:

Gaffney Matthew

Sent:

Wednesday, April 21, 2004 2:39 PM

To:

Livingston, Shannon

Subject:

FW: Message from an unidentified caller

Call from Fed. Ex—Sijian is no longer at the address we sent to him. See if you can find out what his current address is.

-----Original Message-----

From: Unity Messaging System - UNPRISEA Sent: Wednesday, April 21, 2004 2:32 PM

To: Gaffney Matthew

Subject: Message from an unidentified caller



VoiceMessage (359 KB)

# Livingston, Shannon

From:

**Gaffney Matthew** 

Sent:

Sunday, April 25, 2004 2:04 PM

To:

'Sijian Chen'

Cc:

Livingston, Shannon

Subject:

RE: Formal papers for 08211/0200253-US0

Sijian,

Please sign and return the papers, or indicate that you refuse to sign them. Our deadline is Tuesday, April 27, 2004. Thank you in advance for you assistance.

Regards, ~Matt

-----Original Message----From: Gaffney Matthew

Sent: Monday, March 29, 2004 11:18 AM

To: 'Sijian Chen'

**Cc:** Livingston, Shannon

Subject: RE: Formal papers for 08211/0200253-US0

Sijian,

I understand that you may be reluctant to help National under the circumstances, and have other obligations that have higher priority.

We need to have either your signature on the declaration and the assignment, or proof that you refuse to execute these documents. If you are willing to sign these documents, please do so. If you refuse to do so, I would greatly appreciate it if you would mail us a letter stating that you refuse to execute the declaration and the assignment for Patent Application 10/724,028, filed on November 26, 2003, entitled "APPARATUS FOR CIRCUIT WITH KEEPER". Please mail the signed documents, or a letter stating your refusal, to Matthew Gaffney at Darby & Darby P.C., 1191 Second Avenue, Suite 1900, Seattle, Washington 98101.

Regards, Matt

----Original Message----

From: Sijian Chen [mailto:schen4@austin.rr.com]

Sent: Sunday, March 28, 2004 2:31 PM

**To:** Gaffney Matthew **Cc:** Livingston, Shannon

Subject: Re: Formal papers for 08211/0200253-US0

Matthew, Shannon,

I was let go by National at a difficult time of my life when I just had a new child and my wife was still sick at home. As much as I'd like to help National out completing the patent applications, I have many other obligations that's at higher priority. I'm afraid I do not have any time at the present to review the papers. Please remove my e-mail address and contact information from your contact list.

Rgs,

Sijian

---- Original Message ---From: Gaffney Matthew
To: Schen4@austin.rr.com
Cc: Livingston, Shannon

Sent: Friday, March 26, 2004 2:09 PM

Subject: Formal papers for 08211/0200253-US0

Hello Sijian,

We previously sent you formal papers for your signature for the "keeper transistor" patent. Please let me know whether you are willing to sign these documents. Also, please let me know if there is anything we can do to make it more convenient for you to sign them and get them back to us. For you convenience, I am re-sending the formal papers to you.

<<Dec and POA.pdf>> <<Assignment.pdf>>

Attached please find: 1) a "corrected" Assignment and 2) a "corrected" Combined Declaration and Power of Attorney document. Please print the Assignment document (single-sided) and check that the information is correct. If the information is correct, please sign where indicated before a notary. Please print the Combined Declaration and Power of Attorney (single-sided) and also confirm the information is correct in this document. If the information is correct, please sign on the last page. Please return the signed documents by facsimile (fax number 206.262.8901) and by mail to Matthew Gaffney at Darby & Darby P.C., 1191 Second Avenue, Suite 1900, Seattle, Washington 98101. If there is incorrect information please let me know as soon as possible so we can correct the errors. We have a deadline of April 27, 2004 for filing these documents for "Missing Parts".

Should you have any questions, please do not hesitate to contact me.

Matthew M. Gaffney

Darby & Darby P.C.

1191 Second Avenue

Seattle, WA 98101

206.262.8910 | direct

206.262.8901 | fax

http://www.darbylaw.com

CONFIDENTIALITY NOTICE. This email message and any attachments may be confidential and may be subject to the attorney-client privilege or other privilege. If you are not the intended recipient, please do not read, copy or re-send this email message or its attachments; immediately notify the sender by reply email or by collect call to 212.527.7700 or 206.262.8900; and delete this email message and any attachments. Thank you for your assistance.



SEATTLE

1191 SECOND AVENUE SEATTLE, WA 98101 TEL 206,262,8900 FAX 206.262.8901

Reference: 08211/0200253-US0

MATTHEW M. GAFFNEY ATTORNEY AT LAW 206.262.8910 mgaffney@darbylaw.com

### VIA FEDERAL EXPRESS

**NEW YORK** 805 THIRD AVENUE NEW YORK, NY 10022-7513 TEL 212.527.7700 FAX 212.753.6237

Sijian Chen 12504 Edward Hollow Run Austin, TX 78739

Re: **URGENT - Formal Papers for execution and return** 

Dear Mr. Chen:

Enclosed please find a copy of the Application and Drawings as filed for the aboveidentified matter, for which you are a named inventor. Also enclosed is a copy of a notice received from the U.S. Patent and Trademark Office (USPTO) indicating that certain items are missing from the application as filed. The due date for filing these items was April 26, 2004 (we now are into the extension period).

We are also enclosing a Combined Declaration and Power of Attorney and an Assignment of this application for execution by you. If minor changes need to be made to correct for, e.g., typographical errors, they can be made in pen. However, all such changes must be initialed and dated.

Please return the executed documents to us (in the pre-paid Federal Express envelope) for filing with the USPTO as soon as you possibly can. If you have any questions or comments, please do not hesitate to contact me.

Very truly yours,

MMG/sml

**Enclosures** 

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is described and claimed and for which a patent is sought on the invention entitled:

# APPARATUS FOR CIRCUIT WITH KEEPER

the specification of which was filed on November 26, 2003 as Application No. 10/724,028.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to herein. I do not know and do not believe that the same was ever known or used in the United States of America before my or our invention thereof or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, or in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigned more than twelve months prior to this application.

I acknowledge the duty to disclose all information known to me that is material to patentability in accordance with Title 37, Code of Federal Regulations, § 1.56.

# FOREIGN PRIORITY CLAIM

I hereby claim foreign priority benefits under Title 35, United States Code § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

x no such foreign applications have been filed	
such foreign application have been filed as follows:	

# EARLIEST FOREIGN APPLICATION(S), IF ANY FILED WITHIN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO THIS U.S. APPLICATION

Application Number	Country	Date of Filing	Priority Claimed Under 35 USC 119
·			Yes No
ALL FOREIGN (6 MON	APPLICATION	N(S), IF ANY FILED M	ORE THAN 12 MONT
ALL FOREIGN (6 MON	THS FOR DESIG	N(S), IF ANY FILED M GN) PRIOR TO THIS U Country	J.S. APPLICATION
(6 MON	THS FOR DESIG	GN) PRIOR TO THIS U	IORE THAN 12 MONT J.S. APPLICATION  Date of Filing

# CLAIM FOR BENEFIT OF EARLIER U.S. PROVISIONAL APPLICATIONS

I hereby claim priority benefits under Title 35,	United States Code §119(e), of any United States
provisional patent application(s) listed below:	

x no such U.	S. provisional applic	cations have been filed	
such U.S. p	provisional application	on have been filed as f	ollows:
Ar	pplication Number	Date of Filing	Priority Claimed Under 35 USC 119
			Yes No

# CLAIM FOR BENEFIT OF EARLIER U.S./PCT APPLICATION(S)

I hereby claim the benefit under Title 35, United States Code, §120 of the United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose all information that is material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56 which became available to me between the filing date of the prior application and the national or PCT international filing date of this application:

application have b	peen filed as follows:	
ication Number	Date of Filing	Status (Patented/Pending/Abandoned)
	ication Number	ication Number Date of Filing

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made

with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the practitioners under Customer Number

38845

all of **Darby & Darby P.C.**, P.O. Box 5257, New York, New York 10150-5257, jointly, and each of them severally, my attorneys at law/patent agent(s), with full power of substitution, delegation and revocation, to prosecute this application, to make alterations and amendments therein, to receive the patent, and to transact all business in the U. S. Patent and Trademark Office connected therewith.

Please mail all correspondence to John W. Branch, whose address is:

**Darby & Darby P.C.**P.O. Box 5257
New York, New York 10150-5257

Please direct telephone calls to: John W. Branch at (206) 262-8900.

Please direct facsimiles to: (212) 753-6237

Date	
·	i e
•	
	, <u>.</u>
<del></del>	
•	•
Date	
-	· · · · · · · · · · · · · · · · · · ·
	•

20

30

# APPARATUS FOR CIRCUIT WITH KEEPER

# Field of the Invention

The invention related to a keeper circuit. In particular, the invention related to a keeper circuit for ensuring that the high-range and low-range outputs of a circuit utilizing voltage doubling techniques are actively driven.

# **Background**

Voltage doubling is a technique that makes it possible to design electrical circuits that operate with high power supply voltages (e.g. 10V or above), while not allowing the Vgs, Vgd, or Vds of the individual transistors in the circuit to exceed a lower value, such as 5V. The voltage doubling technique is often implemented with cascode transistors. In general, voltage doubling techniques may be used to extend the operating range to approximately 2X volts, where the underlying components can withstand X volts.

# **Brief Description of the Drawings**

Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following drawings, in which:

Figure 1 illustrates a schematic diagram of a circuit that includes a keeper switch; Figure 2 shows a schematic diagram of an exemplary embodiment of the circuit of Figure 1;

Figure 3 illustrates a schematic diagram of an exemplary embodiment of an inverter circuit with a keeper switch;

Figure 4 shows a schematic diagram of another exemplary embodiment of an inverter circuit with a keeper switch;

Figure 5 illustrates a schematic diagram of an exemplary embodiment of a level translator circuit with a keeper switch;

Figure 6 shows a schematic diagram of another exemplary embodiment of a level translator circuit with a keeper switch; and

Figure 7 illustrates a schematic diagram of another exemplary embodiment of a level translator circuit with a keeper switch, arranged in accordance with aspects of the present invention.

5

10

15

20

# **Detailed Description**

Various embodiments of the present invention will be described in detail with reference to the drawings, where like reference numerals represent like parts and assemblies throughout the several views. Reference to various embodiments does not limit the scope of the invention, which is limited only by the scope of the claims attached hereto. Additionally, any examples set forth in this specification are not intended to be limiting and merely set forth some of the many possible embodiments for the claimed invention.

Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context clearly dictates otherwise. The meanings identified below are not intended to limit the terms, but merely provide illustrative examples for the terms. The meaning of "a," "an," and "the" includes plural reference, the meaning of "in" includes "in" and "on." The term "connected" means a direct electrical connection between the items connected, without any intermediate devices. The term "coupled" means either a direct electrical connection between the items connected, or an indirect connection through one or more passive or active intermediary devices. The term "circuit" means either a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. The term "signal" means at least one current, voltage, charge, temperature, data, or other signal.

25

30

Briefly stated, the invention is related to a circuit with a keeper switch that is configured to minimize capacitive coupling between the gate and drain of a transistor arranged in a cascode configuration. The keeper switch is coupled between the source and gate of the cascode transistor. The keeper switch is active if a voltage at the drain of the keeper switch circuit corresponds to a first logic level. If this event occurs, the source and gate of the cascode transistor are coupled together.

Figure 1 illustrates a block diagram of a circuit (100) that includes a keeper switch circuit. Circuit 100 includes a first transistor (M0) and a second transistor (M1) configured in a cascode arrangement (104), and a keeper switch circuit (102). The second transistor (M1) has a gate that is coupled to a bias node (N12), a drain that is coupled to a first output node (N1), and a source that is coupled to a second output node (N2). The keeper switch circuit (102) has three terminals that are respectively coupled to the gate of the second transistor (M1), the drain of second transistor (M1), and the source of the second transistor (M1). The second transistor (M1) is configured to receive a first cascode bias voltage (bias) at the bias node (N12). The first cascode bias voltage (signal bias) is suitable as a cascode bias voltage.

5

10

15

20

25

30

The keeper switch circuit (102) is configured to influence a resistance between the second output node (N2) and the bias node (N12) in response to a control signal (e.g. signal bias). The keeper switch circuit (102) is configured to couple the second output node (N2) to the bias node (N12) if the control signal corresponds to a first logic level. The keeper switch circuit (102) is further configured to isolate the second output node (N2) from the bias node (N12) if the control signal corresponds to a second logic level.

In Figure 2, circuit 200 is a particular implementation of circuit 100, where the keeper switch circuit (102) is implemented by a transistor (M8). Transistor M8 has a gate that is coupled to the first output node (N1), a source that is coupled to the second output node (N2), and a drain that is coupled to the bias node (N12). Alternatively, the drain may be coupled to the second output node (N2), and the source may be coupled to the bias node (N12).

Figure 3 illustrates a schematic diagram of a circuit (300) that is an exemplary implementation of circuit 100. Circuit 300 is a high-voltage inverter that utilizes voltage doubling techniques. Circuit 300 includes transistors M2-M3 and M6-M7, and keeper switch circuit 102. Keeper switch circuit 102 is implemented by transistor M8. Transistor M8 has a gate that is coupled to node N1, a source that is coupled to node N2, and a drain that is coupled to node N11.

Transistors M2 and M3 are each arranged to operate as a cascode transistor.

Transistor M2 is configured to receive a first bias signal Vsp at a gate of transistor M2 (node N11), and transistor M3 is configured to receive a second bias signal Vsn at a gate

of transistor M3 (node N13). Signal Vsp is a cascode bias voltage that is used to bias transistor M2, and signal Vsn is a cascode bias voltage that is used to bias transistor M3. The voltages associated with signals Vsp and Vsn are set by several factors including the power supply voltage, the maximum Vgs, Vgd, and Vds of the process for relatively long-term reliability, the threshold voltages of the transistors, the junction diode breakdowns of the transistors, and the input voltage swing. Signals Vsp and Vsn are selected such that the maximum Vgs, Vgd, and Vds of the transistors for relatively long-term reliability are not exceeded.

Transistor M6 is configured to receive a high-range signal in hr at the gate of transistor M6, and transistor M7 is configured to receive a low-range signal in hr at the gate of transistor M7. Signal in hr is bounded between 0 volts and approximately Vdda/2, where Vdda is the voltage associated with the power supply. Signal in hr is bounded between Vdda and approximately Vdda/2. Signal in hr and signal in hr each correspond to substantially the same logic level at approximately the same time. A high-range output signal (hr) is provided at the drain of transistor M6 (node N2). The logic level associated with signal hr corresponds to the inverse of the logic level of signals in hr and in hr. Circuit 300 is also configured to provide a full-range output signal (fr) at the source of transistor M2 (node N1), and a low-range output signal (lr) at the source of transistor M3 (node N3). Signals fr and lr each correspond to the same logic level as signal hr, but are bounded over different ranges. Signal lr is bounded between 0 volts and approximately Vdda/2, signal hr is bounded between approximately Vdda/2 and Vdda, and signal fr is bounded between 0 volts and Vdda.

Transistor M8 is configured to ensure that signal hr is actively driven regardless of the voltage associated with signals in\_hr and in\_lr, even at initial power-on. Transistor M8 is arranged for preventing charge injection (i.e. capacitive coupling) that could otherwise be caused as a result of the gate-to-drain capacitance on transistor M6. If present, injected charge could cause a voltage at the gate of transistor M6 to move outside of the desired operating range for Vgs, Vds, and Vgd of transistors M6. According to the example illustrated in Figure 3, transistor M2 is a p-type transistor, and transistor M8 is a p-type transistor.

Figure 4 illustrates a schematic diagram of a circuit (400) that is another exemplary implementation of Figure 1. Circuit 400 is substantially similar to circuit 300 in some ways, albeit different in other ways. In circuit 400, keeper switch circuit 102 is implemented by transistor M9. Transistor M9 has a gate that is coupled to node N1, a drain that is coupled to node N13, and a source that is coupled to node N3.

Transistor M9 is configured to ensure that signal lr is actively driven independent of the voltage associated with signals in hr and in lr, including at the initial power-on state. Transistors M3 and M9 are n-type transistors.

5

10

15

20

30

Figure 5 illustrates a schematic diagram of a level-shifter circuit (500). Circuit 500 includes transistors M2-M5 and M11-M16, keeper circuit 102 (transistor M8) and another keeper circuit (transistor M10). Transistor M4 has a gate that is coupled to node N11, a drain that is coupled to a first complement output node N21, and a source that is coupled to a second complement output node N22. Transistor M10 has a gate that is coupled to node N21, a source that is coupled to node N21, a source that is coupled to node N21.

Transistor M8 is configured to operate in a substantially similar manner as described with regard to Figure 3, albeit different in some ways. Transistor M4 is arranged to operate as a cascode transistor in cooperation with transistor M12. Transistor M5 is configured to operate as a cascode transistor in cooperation with transistor M14.

- Circuit 500 is configured to provide signals hr, fr, lr, hrb, frb, and lrb in response to a data input signal (din). Signal hrb is a complement of signal hr, signal frb is a complement of signal fr, and signal lrb is a complement of signal lr. As an example, transistors M2, M4, M8, and M10 are each p-type transistors. Transistor M8 is configured to ensure that signal hr is actively driven regardless of the voltage associated with signal din.
- 25 Transistor M10 is configured to ensure that signal hrb is actively driven regardless of the voltage associated with signal din.

Figure 6 illustrates a schematic diagram of a circuit (600) that is substantially similar to circuit 500, albeit different in some ways. In this embodiment, the keeper circuit 102 is implemented by transistor M9, and the other keeper circuit is implemented by transistor M17. In this example, transistors M3, M5, M9, and M17 are n-type

transistors. Transistor M9 is configured to ensure that signal lr is actively driven. Transistor M17 is configured to ensure that signal lrb is actively driven.

Figure 7 illustrates a schematic diagram of a circuit (700) that is substantially similar to circuit 600, albeit different in some ways. In this embodiment, keeper circuit 102 is implemented by transistor M19, and the other keeper circuit is implemented by transistor M18. Keeper switch circuit 102 and the other keeper switch circuit are each coupled respectively to nodes N3, N13, and M23. Transistor M19 has a gate that is coupled to node N23, a source that is coupled to node N13, and a drain that is coupled to node N3. Transistor M18 has a gate that is coupled to node N3, a source that is coupled to node N3, a source that is coupled to node N3, and a drain that is coupled to node N3, and a drain that is coupled to node N23.

10

15

20

In this example, keeper switch circuit 102 is configured to influence a resistance between nodes N3 and M13. Keeper switch circuit 102 is configured to receive a control signal (e.g. signal lrb at node N23). Also, the keeper switch circuit 102 is further configured to couple node N3 to node N13 if the control signal corresponds to a first logic level (e.g. low). Additionally, keeper switch circuit 102 is further configured to isolate node N3 from node N13 if the control signal corresponds to a second logic level (e.g. high). In this example, transistors M3 and M5 are n-type transistors, and transistor M18 and M19 are p-type transistors.

The above specification, examples and data provide a description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention also resides in the claims hereinafter appended.

# What is claimed is:

- 1. A circuit comprising:
  - a first transistor;
- a second transistor that is arranged to operate as a cascode transistor in cooperation with the first transistor; and
- a keeper switch circuit including three terminals that are respectively coupled to a gate, a drain, and a source of the second transistor.
- 2. The circuit of Claim 1, wherein

the second transistor is configured to receive a first cascode bias voltage at the gate of the second transistor, and wherein

the first cascode bias voltage is suitable for biasing a cascode transistor.

3. The circuit of Claim 1, wherein

the keeper switch circuit is configured to influence a resistance between the source and the gate of the second transistor in response to a control signal.

4. The circuit of Claim 1, wherein

the keeper switch circuit is configured to:

receive a control signal at the drain of the second transistor; and couple the source of the second transistor to the gate of the second transistor if the control signal corresponds to a first logic level.

5. The circuit of Claim 4, wherein

the keeper switch circuit is further configured to isolate the source of the second transistor from the gate of the second transistor if the control signal corresponds to a second logic level.

6. The circuit of Claim 1, wherein the keeper switch circuit comprises a keeper transistor including:

a gate that is coupled to the drain of the second transistor;

a source that is coupled to one of the source of the second transistor and the gate of the second transistor; and

a drain that is coupled to the other of the source of the second transistor and the gate of the second transistor.

# 7. The circuit of Claim 6, wherein

the second transistor is one of an n-type transistor and a p-type transistor, and the keeper transistor is the one of the n-type transistor and the p-type transistor.

# 8. The circuit of Claim 6, wherein

the second transistor is one of an n-type transistor and the p-type transistor, and the keeper transistor is the other of the n-type transistor and the p-type transistor.

# 9. The circuit of Claim 1, further comprising:

a third transistor;

a fourth transistor that is arranged to operate as a cascode transistor in cooperation with the third transistor; and

another keeper switch circuit including three terminals that are respectively coupled to a gate, a drain, and a source of the fourth transistor.

# 10. The circuit of Claim 9, wherein

the other keeper switch circuit comprises a fifth transistor including:

a gate that is coupled to the drain of the fourth transistor,

a source that is coupled to one of the source of the fourth transistor and the gate of the second transistor, and

a drain that is coupled to the other of the source of the fourth transistor and the gate of the second transistor.

# 11. A logic circuit comprising:

a first transistor;

a second transistor that is arranged to operate as a cascode transistor in cooperation with the first transistor, wherein the second transistor includes:

- a gate that is coupled to a bias node,
- a drain that is coupled to a first output node, and
- a source that is coupled to a second output node;
- a third transistor;
- a fourth transistor that is arranged to operate as a cascode transistor in cooperation with the third transistor, wherein the fourth transistor includes:
  - a gate that is coupled to the bias node,
  - a drain that is coupled to a first complement output node, and
  - a source that is coupled to a second complement output node,
- a first keeper switch circuit that is coupled to the bias node, the second complement output node, and the second output node, and
- a second keeper switch circuit that is coupled to the bias node, second output node, and the second complement output node.
- 12. The logic circuit of Claim 11, wherein

the second transistor is configured to receive a first cascode bias voltage at the bias node, wherein

the first cascode bias voltage is suitable for biasing a cascode transistor.

13. The logic circuit of Claim 11, wherein

the first keeper switch circuit is configured to influence a resistance between the second output node and the bias node in response to a control signal.

14. The logic circuit of Claim 11, wherein

the first keeper switch circuit is configured to:

receive a control signal at the second complement output node;

couple the second output node to the bias node if the control signal corresponds to a first logic level; and

isolate the second output node from the bias node if the control signal corresponds to a second logic level.

- 15. The logic circuit of Claim 11, wherein the logic circuit is arranged to operate as a level shifter circuit.
- 16. The logic circuit of Claim 11, wherein
  the first keeper switch circuit comprises a keeper transistor including:
  a gate that is coupled to the second complement output node,
  a source that is coupled to one of the second output node and the bias node, and
  a drain that is coupled to the other of the second output node and the bias node.
- 17. The logic circuit of Claim 16, wherein the second transistor is one of an n-type transistor and a p-type transistor, and the keeper transistor is the other of the n-type transistor and the p-type transistor.
- the second keeper switch circuit comprises a fifth transistor including:

  a gate that is coupled to the second output node,

  a source that is coupled to one of the second complement output node and the bias node, and

  a drain that is coupled to the other of the second complement output node and the bias node.
- 19. The logic circuit as in Claim 18, wherein
  the first keeper switch circuit comprises a keeper transistor, and
  wherein the second transistor is one of an n-type transistor and a p-type transistor,
  the keeper transistor is the other of the n-type transistor and the p-type transistor, and the
  fifth transistor is the other of the n-type transistor and the p-type transistor.

The logic circuit of Claim 11, wherein


18.

# 20. A circuit comprising:

a transistor that is configured as a cascode transistor; and
means for coupling a source of the transistor to a gate of the transistor if a voltage
associated with a drain of the transistor corresponds to a first logic level.

## **Abstract**

A keeper switch circuit is configured to minimize capacitive coupling between the gate and drain of a cascode transistor. The keeper switch circuit is coupled between the source and gate of a cascode transistor. The keeper switch circuit is on if a voltage at the drain of the keeper switch circuit corresponds to a first logic level. The source and gate of the cascode transistor are coupled together if the keeper switch circuit is on.








Figure 2



13-782 5008 23-381 50-884 25-382 100 She 25-382 100 She 25-382 200 She

Figure 3

400



19-772 600 SHETTS FINE CONTROL OF SHETTS FINE

Figure 4




Figure 5




Figure 6

Figure 7

Attorney Docket No.: 08211/0200253-US0

#### ASSIGNMENT

I, Timothy L. Blankenship, a citizen of US, residing at 4613 Saloma Place; Austin, Texas 78749; and

I, Sijian Chen, a citizen of China, residing at 9114-B Sedgemoor Tr.; Austin, Texas 78748;

and each of us, if more than one person is identified above (hereinafter "ASSIGNOR") in consideration of the sum of Ten Dollars (\$10.00), or the equivalent thereof, and other good and valuable consideration, the sufficiency of which and receipt of which are hereby acknowledged, paid to ASSIGNOR by

### National Semiconductor Corporation

a Corporation organized under the laws of Delaware, located at 2900 Semiconductor Drive, Santa Clara, California 95051-8090 (hereinafter "ASSIGNEE"), do hereby sell and assign to said ASSIGNEE, its successors and assigns, the below indicated right, title, and interest, **throughout the world** in and to my Invention entitled:

#### APPARATUS FOR CIRCUIT WITH KEEPER

invented by me and described in Patent Application No. 10/724,028, filed on November 26, 2003, in the United States; and all patents, divisions, reissues, continuations and any extensions thereof and rights of priority therein, said interest being my entire ownership interest in the same, to be held and enjoyed by said ASSIGNEE, its successors, assigns, or other legal representatives, to the full end of the term thereof, as fully and entirely as the same would have been held and enjoyed by me if this assignment and sale had not be made;

And for the consideration aforesaid, I hereby covenant and agree to and with said ASSIGNEE, its successors and assigns, that whenever ASSIGNEE, its counsel or representative, or the counsel or representative of its successors or assigns, shall advise that an amendment to, or

a division of, or any other proceeding or action in connection with an application concerning said Invention, including interference proceedings, is lawful and desirable, or that a reissue or continuation or extension of such application or patent issuing therefrom is lawful and desirable, I will sign all papers and drawings, take all rightful oaths and affidavits, and do all acts necessary or required to be done for the procurement of all lawful rights associated with the Invention, or for the reissue or continuation or extension of the same, will do all acts necessary or required to secure in said ASSIGNEE, its successors or assigns, the title to and full benefit of all rights hereby assigned, without charge to said ASSIGNEE or its successors or assigns, but at its or their expense; and I hereby appoint every present or future officer of said ASSIGNEE as my agent to sign all such papers and to do all such necessary acts on my behalf, to the fullest extent permitted by law;

And I hereby authorize and request the Commission of Patents and Trademarks and any other granting authority to issue any Letters Patent resulting from said Invention and application(s) concerning same to said ASSIGNEE.

This assignment shall have an effective date corresponding to the last date of execution.

I declare under penalty of perjury under the laws of the United States of America, and under penalty of the laws of any other jurisdiction before which this document may be presented, that I have signed this document as my own free act and that all of the foregoing is true and correct.

IN TESTIMONY WHEREOF, I have hereunto set my hand this day of						
	, 2004			,		
	•		;	Timothy L. Bl	ankenship	
STATE OF		<u>·)</u>			•	
COUNTY OF		)ss. )	·			

On this day of	, 2004, before me personally appeared
Timothy L. Blankenship to me known and know	
executed the foregoing instrument, and he duly	acknowledged to me that he executed the same for
the uses and purposes therein set forth.	
[SEAL]	
	Notary Public
	·
IN TESTIMONY WHEREOF, I	have hereunto set my hand this day of
, 2004	
·	<u></u>
STATE OF)	Sijian Chen
)ss.	
COUNTY OF)	
On this day of	2004   6
	, 2004, before me personally appeared Sijian
·	erson described in and who executed the foregoing
instrument, and he duly acknowledged to me that	at he executed the same for the uses and purposes
therein set forth.	·
[SEAL]	
	Notary Public

Express USA Airbill 8457 3654 2280	‱ ●0215 Senders Co
1 From Phage prist and press halt. Sender's FedEx	4a Express Package Service Packages up to 1:
Date 4 134 07 Account Number 2769-2324-2	FedEx Priority Overnight Next business morning FedEx Standard Overnight Next business morning FedEx First Overnight FedEx First Overnight FedEx First Overnight FedEx First Overnight
Sender's Name   2061 262-8900	FedEx 2Day Second business day FedEx Express Saver Third business day FedEx media fundamental for the second business day FedEx media fundamental for the second business day FedEx fundamental fundam
Company DARBY & DARBY PC	4b Express Freight Service Packages over 15  Output Commitment may be later in som
Address 1191 2ND AVE STE 1900	FedEx 2Day Freight   FedEx 3Day Freight   FedEx 3Da
City SEATTLE State WA ZIP 98101-2993	5 Packaging "Declared value for the following for the following fo
2 Your Internal Billing Reference OSOII OF OUR TO BALL USO	Large Pale, and FodEx Shardy Pale  6 Special Handling Include FodEx address in Section 3.
3 To Recipient's Sijian Chen Phone ( )	SATURDAY Defivery  Available UNLY for  Foreity Pringing and Foreity Zhou,  Foreity to solocy Zhy Codes  Does this shipment contain dangerous goods?  Does this shipment contain dangerous goods?
Address DSD4 Edward Hollan Run	Yes Yes As per ettached Shapper's Declaration Not required Daylors Suckardion Not required Daylors Suckardion Daylors Cargo Aircraft Only
Address To 7000° at FedEx location, print FedEx address.  We cannot deliver to P.O. boxes or P.O. ZiP codes.  Address	7 Payment Bill to: Enter FedEx Acct. No. or Credit Card No. below. Sender Recipient Third Party Credit Card Cast/C
Dept. Proor/Suita Room	FedEx Acct. No. Exp. Credit Carol No. Date
city Austra State TX ZIP 78739	Total Packages Total Weight Total Declared Value
	<sup>1</sup> Our liability is limited to \$100 unless you declare a higher value. See back for details.
Try online shipping at fedex.com	8 Release Signature Sign to authorize delivery without obtaining signature.
By using this Airbill you agree to the service conditions on the back of this Airbill and in our current Service Guide, including terms that limit our liability.  Curestions? Visit our Web site at fedex.com or call 1.800.Go.FedEx® 800.463.3339.	By signing you authorize us to deliver this shipment without obtaining a signature and agree to indemnify and hold us hamiless from any resulting claims.  4639  SRF-Rev. Date 5/00-Part #157610-01994-2000 Fedia-PRINTED 81 U.S.A.
A CONTRACTOR OF THE PROPERTY O	
Easter was a second	And the second of the second of the second
rect was USA Airbill Feder A457 3454 2291.	
	Senders Co
Express Number UTJ1 JUJT LL 111	
1 From Please print and press hard. Sender's FedEx	4a Express Package Service Packages up to 15
Express  1 From Picase print and press hard.  Date  Sender's FedEx Account Number  2769-2324-2	4a Express Package Service Packages up to 15
Express  1 From Please print and press hard.  Date  Sender's FedEx Account Number  2769-2324-2  Sender's Name  Phone 206 262-8900	4a Express Package Service  Packages up to 15  Delivery commitment may be late in some  FedEx Priority Overnight Next business morning  FedEx Standard Overnight Next business morning  FedEx Express Saver Third business day FedEx Express Saver Third business day FedEx Express Saver Third business day FedEx Express Saver
Express  1 From Please print and press hard.  Date  Sender's FedEx Account Number  2769-2324-2  Sender's	4a Express Package Service Packages up to 15  FedEx Priority Overnight Next business morning FedEx Standard Overnight Next business morning FedEx Standard Overnight FedEx Standard Overnight FedEx Overnight Next business morning FedEx Express Saver  FedEx Express Saver  Third business day
Express  1 From Please print and press hard.  Date  Sender's FedEx Account Number  2769-2324-2  Sender's Name  Phone 206 262-8900	4a Express Package Service  FedEx Priority Overnight  Next business morning  FedEx Standard Overnight  Next business morning  FedEx Standard Overnight  FedEx Standard Overnig
Express  1 From Please print and press hard.  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone (206) 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept/Floor/Subaficion	4a Express Package Service  FedEx Priority Overnight  FedEx Standard Overnight  FedEx Priority Overnight  Next business morning  FedEx Standard Overnight  FedEx Standard Overnight  FedEx First Overnight  FedEx 2Day  FedEx Express Saver Third business day  FedEx Day FedEx Express Saver Third business day  FedEx Day Freight Service  Packages over 15  Delivery convolutional may be later in some  FedEx 1Day Freight*  FedEx 2Day Freight  FedEx 2Day Freight  FedEx 3Day Freight  FedEx 3Day Freight  Tard business day  *Cast for Confirmation:  Delivery Convolutional may be later in some  FedEx 1Day Freight  FedEx 3Day Freight  FedEx 3Day Freight  FedEx 3Day Freight  Thard business day  *Declared value for  Delivery Convolutional may be later in some  FedEx 1Day Freight  FedEx 3Day Freight
Express  1 From Please print and press hard.  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone (206) 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept.Proof/Subsplicom City SEATTLE State WA ZIP 98101-2993	## Packages up to 15 Delivery commitment may be later in some Second Business morning    FedEx Priority Overnight   FedEx Standard Overnight   FedEx First Overnight Next business morning   FedEx Express Saver   FedEx Express Saver   Third business day   FedEx Express Freight Service   Packages over 15 Delivery commitment may be later in some   FedEx IDay Freight Service   Packages over 15 Delivery commitment may be later in some   FedEx IDay Freight   FedEx 2Day Freight   FedEx 3Day Freight   Thard business day   The sound of the subdises fedEx 5 and Pat FedEx   Delivery Commitment may be later in some   FedEx 4 and 5 a
Express  1 From Please print and press hard.  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone (206) 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept/Floor/Subaficion	4a Express Package Service  FedEx Priority Overnight  FedEx Standard Overnight  FedEx Standard Overnight  Next business morning  FedEx Express Saver  Third business day  FedEx Express Freight Service  Delivery commitment may be later in some delivery to select locations delivery to select locations  Delivery commitment may be later in some delivery to select locations  Packages over 15  Delivery commitment may be later in some locations delivery to select locations delivery to select locations  Packages over 15  Delivery commitment may be later in some locations delivery to select l
Terom Please print and press hard  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone (206) 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept/Hoor/Subs/Room City SEATTLE State WA ZIP 98101-2993	4a Express Package Service    Packages up to 15
1 From Please print and press hard.  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone 206 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept./Hoor/Subsplicom  City SEATTLE State WA ZIP 98101-2993  2 Your Internal Billing Reference First Nicharacters will appear on invoice.  3 To	4a Express Packages Service    Packages up to 15
1 From Pieses print and press hard  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone 206 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept. Phone State WA ZIP 98101-2993  2 Your Internal Billing Reference First in Characters and appear on motion.  3 To Recipient's Mathew Gaffary Phone 206 1 262-8900	### Packages up to 15   Pa
1 From Please print and press hard  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone 206 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept/Hoor/Subs/Room  City SEATTLE State WA ZIP 98101-2993  2 Your Internal Billing Reference First Nicharactors will appear on moior.  3 To Recipient's Name Address Mane Phone 206 1 262-8900  Company Darby + Darby PC  Address Mane Phone 206 1 262-8900	4a Express Package Service    Packages up to 15
1 From Please print and press hard.  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone (206) 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept. Proof Submitton  City SEATTLE State WA ZIP 98101-2993  2 Your Internal Billing Reference First N characters will appear on morion.  3 To Recipient's Market Safety Phone Day Syde Company Dawby + Dawb	4a Express Packages Service    FedEx Priority Overnight   FedEx Standard Overnight   FedEx First Overnight   FedEx First Overnight   FedEx First Overnight   FedEx Express Saver   FedEx Express Saver   FedEx Express Freight Service   Packages over 15   Packages over 15   Pedex Express Freight Service   Packages over 15   Pedex Day Freight   FedEx 2Day Freight   FedEx 2Day Freight   FedEx 3Day Freight   FedEx 3Day Freight   PedEx 4Day Freight   Ped
1 From Peess print and press hard  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone 206 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept. Phone 206 262-8900  City SEATTLE State WA ZIP 98101-2993  2 Your Internal Billing Reference First 20 characters and appear on invoice.  3 You Recipient's Name Company Lawy & Darby & Darby Phone 20 20 262-8900  Company Lawy & Darby & Darby Phone 20 20 20 20 20 20 20 20 20 20 20 20 20	4a Express Packages Service  FedEx Priority Overnight  FedEx Priority Overnight  FedEx Standard Overnight  FedEx First Overnight  FedEx Express Saver  FedEx 2Day Second business day  FedEx Express Saver Third business day  FedEx Express Freight Service  Packages over 15  PedEx 1Day Freight*  FedEx 2Day Freight  FedEx 2Day Freight  FedEx 2Day Freight  FedEx 2Day Freight  FedEx 3Day Freight  FedEx 4Day  *Call for Confirmation  *Other  *Call for Confirmation  *Declared value freight  FedEx Pak*  *Business day  *Declared value freight  *Business day  *Busines
1 From Places print and press hard  Date Sender's FedEx Account Number 2769-2324-2  Sender's Name Phone (206) 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept.Proof.Substition  City SEATTLE State WA ZIP 98101-2993  2 Your Internal Billing Reference First St Internal Wayspeer on Proce.  3 To Recipient's Marketons will appear on Proce.  Company DALBY & DARBY PO  Company DALBY & DARBY	4a Express Packages Service    FedEx Priority Overnight   FedEx Standard Overnight   FedEx First Overnight   FedEx First Overnight   FedEx First Overnight   FedEx Express Saver   Third business day   FedEx Express Saver   Third business day   FedEx Express Freight Service   FedEx 2Day Freight   FedEx 2Day Freight   FedEx 3Day Freight   FedEx 3
From Please pirt and press hard  Date  Sender's FedEx Account Number  2769-2324-2  Sender's Name  Phone 206 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept. Phone 206 262-8900  City SEATTLE  State WA ZIP 98101-2993  2 Your Internal Billing Reference First & Characters will appear on invoice.  3 Your Action will appear on invoice.  3 Your Internal Billing Reference First & Characters will appear on invoice.  Address  Address  Address  Address  Sender's FedEx Account Number  Phone 206 262-8900  Dept. Phone 206 1 262-8900  We cannot deliver to P.D. boxes or P.D. ZIP codes.  Address  Address  Address  Sender's FedEx Account Number  Phone 206 262-8900  Dept. Phone 206 1 262-	## Packages up to 15   Delivery commitment may be later in some   Delivery to select locations   Delivery to select locations   Delivery to select locations   Delivery to select locations   Delivery commitment may be later in some   Delivery   Delivery commitment may be later in some   Delivery   D
From Please pirt and press hard  Date  Sender's FedEx Account Number  2769-2324-2  Sender's Name  Phone 206 262-8900  Company DARBY & DARBY PC  Address 1191 2ND AVE STE 1900  Dept. Phone 206 262-8900  City SEATTLE  State WA ZIP 98101-2993  2 Your Internal Billing Reference First & Characters will appear on invoice.  3 Your Action will appear on invoice.  3 Your Internal Billing Reference First & Characters will appear on invoice.  Address  Address  Address  Address  Sender's FedEx Account Number  Phone 206 262-8900  Dept. Phone 206 1 262-8900  We cannot deliver to P.D. boxes or P.D. ZIP codes.  Address  Address  Address  Sender's FedEx Account Number  Phone 206 262-8900  Dept. Phone 206 1 262-	### Ackages Service

By using this Airbill you agree to the service conditions on the back of this Airbill and in our current Service Guide, including terms that limit our liability.

Cluestions? Visit our Web site at fedex.com or call 1.800.Go.FedEx® 800.463.3333.

By signing you authorize us to deliver this shipment without obtaining a signature and agree to indemnify and hold us harmless from any resulting claims.

447

_	United States Home				Information Center   Customer Supr					
rec	Ex.								5	Search
			Package / Env	elope Se	rvices Freight S	ervice	s Same Day	Services		
	B-10-1		Shlp	rack	Rates Pic	anb	Locations	Transit	Time	Internation
Track Shipme Detailed R					(E) Prin	table \	/ersion (7) (	Quick Hel	<u>p</u>	
				Se	lect another trac	k: 84	5736542280	Next	You ca	an also track: By Alternate
Tracking number 845736542 Ship date Apr 27, 200 Estimated delivery reattempt date pm		04	Deliv	rence number very location ice type	AUS	1110200253-l STIN TX ndard Envelop		By Email     TCN (Gov't  Track other FedEx     FedEx Cust     shipments		
Date/time		Status			Location	Со	mments		•	FedEx Trad shipments
Apr 28, 2004	10:33 am	Deliver	y attempt		AUSTIN TX		stomer not avai	lable or	•	Internationa
Apr 27, 2004	7:52 am 6:40 am 5:45 am 5:09 am 4:28 am 2:01 am 1:18 am 7:21 pm 6:43 pm 4:43 pm 3:33 pm	On Fedi Arrived Location Left Fed Arrived Left Fed Arrived Left Fed Arrived Picked u	IEx Ramp at FedEx Ramp IEx Sort Facility IEx Sort Facility at Sort Facility IEx Ramp at FedEx Ramp up by FedEx IEx Origin Locati	livery ation on	AUSTIN TX AUSTIN TX AUSTIN TX AUSTIN TX AUSTIN TX MEMPHIS TN MEMPHIS TN MEMPHIS TN SEATTLE WA		siness closed	ary	Wrong Address? Reduce future mistal FedEx Address Cher Shipping Freight? FedEx has LTL, air surface and air exp multi piece package and ocean freight.	
Email your deta	ailed trackir	ng results	(optional)		•					•
Enter your ema message (option	ail, submit u onal), and o	ip to thre lick Send	e email address d email.	ses (sep	arated by comma	as), ad	dd your			
From To					Add a messa	ge to	this email.			:

Global Home | Service Info | About FedEx | Investor Relations | Careers | fedex.com Terms of Use | Privacy Policy
This site is protected by copyright and trademark laws under US and International law. All rights reserved. © 1995-2004 FedEx